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ABSTRACT
Hot-carrier reliability is an increasingly important issue as the geometry scaling of MOS-
FET continues down to the sub-quarter micron regime. The power-supply voltage does
not scale at the same rate as the device dimensions, and thus, the peak lateral E-field in the
channel increases. Hot-carriers, generated by this high lateral E-field, gain more kinetic
energy and cause damage to the device as the geometry dimension of MOSFETs shortens.
In order to model the device hot-carrier degradation accurately, accurate model parameter
extraction is critically important. This thesis discusses the model parameters' dependence
on the stress conditions and its implications in terms of the device lifetime prediction pro-
cedure.
As geometry scaling approaches the physical limit of fabrication techniques, such as pho-
tolithography, temperature scaling becomes a more viable alternative. MOSFET perfor-
mance enhancement has been investigated and verified at cryogenic temperatures, such as
at 77K. However, hot-carrier reliability problems have been shown to be exacerbated at
low temperature. As the mean-free path increases at low temperature due to reduced
phonon-scattering, hot-carriers become more energetic at low temperature, causing more
device degradation.
It is clear that various hot-carrier reliability issues must be clearly understood in order to
optimize the device performance vs. reliability trade-off, both at short channel lengths and
low temperatures. This thesis resolves numerous, unresolved issues of hot-carrier reliabil-
ity at both room and cryogenic temperature, and develops a general framework for hot-
carrier reliability assessment.
Thesis Supervisor: James E. Chung
Title: Associate Professor of Electrical Engineering
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Chapter 1
Introduction
1.1 Overview
Since the invention of the first working MOSFET in 1960 by Kahng and Atalla [1.1],
MOSFET technology has grown at an exponential rate that is unprecedented compared
with any other industry. Although MOSFET technology began with building just a few
simple test structures almost four decades ago, currently, it is possible to build more than
1012 MOSFETs on a single ship [1.2]. This Ultra Large Scale Integration (ULSI) has been
successfully achieved by aggressive geometry scaling of MOSFET devices. The feature
size of the state-of-the-art MOSFET channel length is now below 0.1 m [ 1.3]. As many
device and technology experts foresee that geometry scaling will approach fundamental
physical limits in the near future, alternative scaling approaches are being researched.
One of such approach is that of temperature scaling. In numerous studies [1.4-1.6], MOS-
FET performance has been shown to improve significantly at cryogenic temperatures.
Temperature scaling down to liquid nitrogen temperature 77K is viewed as a viable alter-
native when geometry scaling approaches its limit.
Although MOSFET performance improvement has been a primary focus of semi-
conductor industry research for the past few decades, IIMOSFET reliability ha,,, also been a
serious issue that has drawn more and more attention as the aforementioned, aggressive
scaling methodologies have been adopted. Reliability issues, such as hot-carrier injection,
electromigration, latch-up, and oxide breakdown, have been actively researched in order
to optimize the MOSFET performance vs. reliability trade-off. It is clear that the perfor-
mance improvement that has been achieved over the past four decades cannot be fully
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maximized unless performance vs. reliability trade-off issues and their metrics are well
understood and developed. Among the different reliability issues listed above, hot-carrier
reliability in particular draws much attention since it is a generic problem that arises in all
MOSFET technologies. Additionally, unlike the other mechanisms, hot-carrier injection
worsens at cryogenic temperatures [1.7-1.8]. The increasing importance of hot-carrier reli-
ability issues, especially at microscopic dimensions and at low temperatures, is the moti-
vation for this dissertation.
1.2 Background in Hot-Carrier Reliability
1.2.1 Hot-Carrier Generation by Epeak
Hot-carriers are generated by the high lateral electric field at the drain end of the channel
in a MOSFET. This generation is schematically shown in Figure 1.1. Because of aggres-
sive channel-length scaling with today's MOSFET technologies and because the power-
supply voltage has scaled at a much slower rate in order to improve performance, the lat-
eral electric field has continually increased. In particular, the peak electric field at the
drain end of the channel has become increasingly higher, accelerating the channel elec-
trons, increasing their energy. These energetic electrons have a higher effective tempera-
ture than the electrons in the surrounding lattice, and thus, are called hot-electrons. These
energetic hot-electrons collide with the silicon lattice, break the bonds between silicon
atoms, creating electron-hole pairs. This process is called impact ionization. Most of the
created holes from impact ionization flow out to the substrate and appear as substrate cur-
rent Isub as shown in Figure 1.1.
14
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Figurel. 1: Generationofhot-electronsinthecrosssectionoftheMOSFETAlsoshown
is the lateral electric field along the channel.
1.2.2 Device Degradation Mechanism
The energetic hot-electrons not only can cause impact ionization, but also have sufficient
energy to cross over the Si/SiO2 energy barrier. Some of the generated hot-holes from
impact ionization also can gain sufficient energy to be injected into the oxide over the Si/
SiO2 interface. Previous studies claim that, during hot-carrier stressing, hot-holes are ini-
tially injected into the oxide, increasing the density of trap centers for the subsequently
injected hot-electrons [1.9-1.10]. As energetic hot-electrons cross over the Si/SiO2 inter-
face, they break Si-H bonds, leaving behind dangling silicon bonds. The generated inter-
stitial hydrogen diffuses towards the gate away from the interface. Subsequent hot-
15
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electrons that cross over the Si/SiO2 interface get trapped at the interface and form a bond
with the dangling Si atom. This structure is called an interface-trap, and is illustrated in
Figure 1.2. In particular, what is shown in Figure 1.2 is called an acceptor-type interface
trap, since it accepts the electron and becomes negatively charged.
Some of the hot-electrons travel further into the gate oxide, and get trapped in the
oxide. This process is called an electron-trap in the oxide. Correspondingly, there can be
a hole-trap in the oxide as well. Some hot-electrons do not get trapped in the oxide, but
travel all the way out to the gate terminal and appear as gate current Ig. Usually under nor-
mal operating conditions, the order of magnitude for Ig is very small, around a hundred
femto-amps (- 10-13 A).
0 0 1
. n I +
Si I
_s_
- W -WI
I
hiW
Fresh Si/SiO2 layer Silicon dangling bond
(2a) (2b)
Figure 1.2: Iinterface-trap generation. The interface becomes negatively charged
when the hot-electron gets trapped and forms a bond with the dangling Si atom as
shown in (2b).
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Although there have been numerous conflicting discussions for the past decade on
which mechanism is the dominant one for MOS device degradation, recently, there has
been a general consensus that interface-trap generation is the dominant degradation mech-
anism for the NMOS device, and electron-trap generation is the dominant degradation
mechanism for the PMOS device [1.13-15].
1.2.3 Impact on Device and Circuit Performance
Hot-electron-induced interface-traps can have significant impact on MOS device perfor-
mance, and hence, on circuit performance. Because of the negative charge built-up, both
at the Si/SiO 2 interface and in the oxide, the threshold voltage VT tends to increase after
stress. It takes more positive gate voltage (Vg) to turn on the channel because of the nega-
tive charge built-up, and thus, VT increases. Under severe stressing, the change in VT,
which we define as AVT, can be as high as 100 mV. As VT increases, the current drive
decreases. In other words, Id decreases for the same bias conditions. Similarly, the
transconductance g( = I) also decreases. These effects are schematically shown in
Figure 1.3.
Figure 1.3.
gm
K =
'v .
AVt" a -
(3a) (3b) (3c)
Figure 1.3: Impact of hot-electron degradation on the MOS device performance.
Solid line represents a fresh device; dotted line, a degraded device.
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Device degradation translates into circuit performance degradation in many ways.
For digital circuits, frequency degradation has been observed due to the reduction in cur-
rent drive. In analog circuits, such as a differential amplifier, gain reduction has been
observed because of transconductance degradation. The offset voltage, Voffset, also has
been observed to shift from its initial condition.
1.2.4 Concept of Charge Pumping Current
Section 1.2.2 briefly described the three hot-carrier degradation mechanisms: interface-
traps, electron-traps, and hole-traps. Although all these mechanisms contribute to device
parameter degradation, such as AVt, Agm, and AId/Ido, generally, one mechanism domi-
nates at a particular stress bias condition. It is not quite clear, however, how to identify
which mechanism is dominant, just based on the device parameter degradation alone.
In order to distinguish between the three degradation mechanisms, an experimental
technique called charge pumping has been developed [1. 16], and its setup is shown in Fig-
ure 1.4. For the NMOS device shown in Figure 1.4, the source and the drain are grounded.
A square wave is applied from a pulse generator to the gate whose Vhigh is greater than the
VT of the device and whose Vlow is less than the Vfb (flat band voltage) of the device. The
substrate is connected to a pico-ammeter to measure any net charge transport, defined as
the charge pumping current.
The principle of charge pumping is as follows: When the device is pulsed into
inversion by Vhigh, the surface becomes deeply depleted, and electrons flow from the
source and drain regions into the channel, where some of them will be captured by inter-
face-states at the Si/SiO2 interface. When the device is pulsed into accumulation by Vlow,,
the mobile charge drifts back to the source and drain, but the charges trapped in the
18
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Figure 1.4: Experimental setup for charge pumping current measurement.
interface-states recombine with majority carriers from the substrate, giving rise to a net
flow of negative charge into the substrate, constituting the charge pumping current. Since
the current is directly proportional to the amount of interface-trapped charge, an estimate
of the mean value of the interface-state density over the energy range swept by the gate
pulse can be obtained by measuring the charge-pump current. As the device gets stressed
and undergoes hot-carrier degradation, the charge-pump current rises due to the increased
interface-trapped charge. Thus, measurement of the charge-pump current Icp gives a better
illumination about the degradation mechanisms than the measurement of device degrada-
tion quantities, such as AVt , Agm, and AId/Ido.
19
n+.;
P
Substrate
1 I
1.3 Motivation for Dissertation
At the ultra short-channel regine, it is believed that MOS transistors undergo more severe
hot-carrier degradation. Because the power-supply voltage scales at a much slower rate
than the channel length in order to achieve higher current drivability, the lateral E-field in
the MOSFET channel becomes greater, thus energizing the hot-electrons more and more.
This results in increased hot-carrier damage to the device, such as increased interface-
traps, which translates to more Vt shifts, and gm and Id reduction.
Many device and technology experts argue that temperature scaling is a viable
alternative when geometry scaling reaches its physical limit [1.10-12]. At cryogenic tem-
peratures, high current drivability is achieved through increased mobility of electrons.
However, as the electron's mean-free path increases due to the reduced phonon scattering
at low temperature, the electrons become more energetic and get injected more into the Si/
SiO2 iterface and SiO2 itself. Again, at the low temperatures, hot-carrier degradation
becomes aggravated.
This increasing concern of hot-carrier reliability for ultra short-channel MOS tran-
sistors at cryogenic temperatures serves as motivation for this dissertation. In order to
maximize fully the MOSFET performance both at ultra short-channel dimensions and at
low temperatures, and still assure an acceptable device lifetime, a general assessment
framework for the overall impact of hot-carrier degradation needs to be developed. In
order to develop such a framework, numerous unresolved issues, which range from physi-
cal issues, such as identifying the degradation mechanism at different temperatures, to
methodology issues, such as how to correlate between DC and AC degradation, must be
clearly addressed. This dissertation identifies many of these unresolved issues and
20
addresses them in a clear, consistent method in order to better understand hot-carrier reli-
ability at various dimensions and temperatures.
1.4 Problem Statement
In order to optimize the performance vs. reliability trade-off, an accurate MOSFET hot-
carrier lifetime prediction model is necessary. Without such a model, we are forced to
design the MOS transistor conservatively in order to ensure an acceptable device lifetime.
In other words, the lack of an accurate lifetime prediction model prevents a precise perfor-
mance vs. reliability trade-off.
Currently, there exists a hot-carrier degradation model that is widely used both in
academic and industry [ 1.17], which allows an accurate calculation of DC device lifetime.
However, the accuracy of this model, developed at U.C Berkeley, is questionable under
AC operation. This raises a serious concern in hot-carrier reliability assessment because
MOS devices mostly experience AC waveform stress in the typical integrated circuit envi-
ronment.
Past studies have shown that the direct application of the Berkeley model to AC
MOSFET operation produces an erroneous lifetime prediction [1.18-19]. The reason for
this inaccuracy comes from the fact that the bias-dependence of the model parameters is
not correctly taken into account. Under an AC waveform, the model parameter values
constantly change as the bias conditions change. Since the existing methodology assumes
constant values of the model parameters while the bias conditions change, the predicted
AC-lifetime is inaccurate.
Along with lifetime prediction issues under AC waveforms, various hot-carrier
degradation issues at low temperature are also addressed in this dissertation. There exist
21
conflicting theories as to the worst-case stress conditions at cryogenic temperatures [1.20-
21]. It is still not clear whether the Berkeley model and its methodologies are still applica-
ble at low temperature. Also, before we adopt low temperature MOSFET operation, we
need to quantify how much MOSFET performance is improved vs. how much reliability is
sacrificed at low temperature.
1.5 Dissertation Objectives
There are two main objectives of this dissertation. First, this dissertation develops an effi-
cient model and algorithm that can accurately calculate the AC-lifetime of MOS transis-
tors. This accurate AC-lifetime prediction model is indispensable in order to optimize the
performance vs. reliability trade-off for ultra short-channel MOS device operation at the
cryogenic temperature. The improved accuracy of the AC-lifetime prediction is achieved
by first characterizing the model parameters' bias-dependencies and then by carefully
incorporating such dependencies in the AC-lifetime prediction procedure. Some physical
explanation for the model parameters' bias-dependencies are presented along the way.
Second, this dissertation quantifies how much hot-carrier reliability is sacrificed at
low temperatures. Both the physical damage, AIcp, and device degradation monitors, such
as Id and gm reduction, are measured. In doing so, the DC Berkeley model and methodol-
ogy are verified at low temperatures down to 77K. Degradation mechanisms are also
explored at cryogenic temperatures. Based on this analysis, the MOSFET performance vs.
reliability trade-off is quantified as a function of temperature.
In order to achieve the objectives, this dissertation is composed of the following
sections: Chapter 2 derives and presents a widely used hot-carrier degradation model and
its parameter extraction procedures; Chapter 3 discusses and characterizes the model
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parameters' dependence on the bias conditions; Chapter 4 discusses an impact of the bias-
dependent model parameters on AC device lifetime prediction; Chapter 5 presents a new
algorithm, which can predict the AC-lifetime of MOSFETs more accurately and effi-
ciently; and Chapter 6 discusses the hot-carrier reliability issues at cryogenic temperature.
Finally, the dissertation ends with conclusions in Chapter 7.
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Chapter 2
Hot-Carrier Degradation Model and
Its Parameter Extraction
2.1 Degradation Model
As was briefly mentioned in Section 1.2.2, interface-traps have been shown to be the dom-
inant degradation mechanism for the NMOS device at room temperature [2.1]. In other
words, device I-V characteristic degradation, such as AVT and Ald/Ido, can be attributed to
the interface-traps generated by hot-carriers [2.2]. Note that even for a fresh device, there
are some intrinsic interface-states that are formed during the device fabrication process.
We attempt to model the increase in the number of interface-traps, i.e. ANit, which is the
increase in degradation generated by hot-carriers.
Before we move on to develop the degradation model, there is one important con-
cept that needs to be clarified. Hot-carriers are generated by the high E-field, Epeak, at the
drain end of the channel, and thus, if we can accurately calculate Epeak, we should be able
to calculate the number of hot-carriers generated, and hence, the number of interface-traps
generated. Epeak can be indeed quite accurately calculated using a numerical device simu-
lator such as MEDICI. However, such simulation requires intensive calibration to pro-
duce accurate results, and it is very difficult to experimentally verify. Our approach is to
develop a semi-empirical model whose model parameters are based on a measurable
quantity of the MOS devices. This model-will capture the basic physical theory of hot-
carrier generation and degradation, but the model parameters will be dircctly measurable
quantities, thus facilitating experimental verification. One such useful, measurable quan-
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tity for MOS devices is substrate current, Isub
.
Although it is difficult to measure Epe,,, it
is simple to measure Isub , which is produced by hot-carriers generated by the same Epeak.
Thus, we can use Isub as a monitor for hot-carrier generation and degradation.
In order to accelerate hot-carrier degradation in a controlled experiment, we apply
a much higher stress voltage than the normal operating voltage to a MOSFET, and observe
how much degradation occurs in a given time. Such an experimental result is shown in
Figure 2.1. For an NMOS device with the given device parameters in the Figure, we have
applied Vds = 5.2V and Vgs = 0.9V. The substrate was grounded. In Figure 2.1, we plot
the percentage reduction of the drain current (AId/Id), where IdO is the initial drain cur-
rent, vs. stress time in a log-log space. As one can see, the degradation data, AId/Ido, has a
linear dependence on time in log-log space for this bias condition. We have assumed that
· t'~o
101 
-10
10-1
100 101 102
Time (min)
Figure 2.1: Hot-carrier degradation time dependence.
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the degradation is caused by interface-trap generation as discussed above. Combining this
assumption with the data, we can write the following equation:
Aid -- AN = Kt n (2.1)
I aNit Ktstress
where K is the y-intercept, and n is the slope of the extrapolated lines in log-log space as
shown in Figure 2.1.
Now, let us define a critical energy Oit as the amount of energy that a hot-electron
must possess in order to create the interface-trap ANit. Then, we can expand on what K is
in Equation 2.1 as follows [2.2]:
Electron Probability of electronsANit = K[(Flux )(gaining it )(tstress)I (2.2)it Flux gaining it
where K1 is a technology-dependent constant. Now, let us look at the second parenthe-
qit
sized term more closely. If Oit is the critical energy for ANit, then q tE is the average
peak
distance that an electron must travel under Epeak to gain Oit. Now, by dividing this quan-
tity by the electron mean-free path X, and using Boltzman statistics, we can obtain a prob-
ability that an electron gains Oit without undergoing an energy-losing collision under Epeak
( Bit I
as exp- qEpeak ) . Since d represents the normalized electron flux in the channel
where W is the width of the device, we can derive the following equation by substituting
these quantities into Equation 2.2:
ANit = K1 Wexp E ktstress (2.3)
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Although Equation 2.3 can be used to calculate ANit, determining the Epeak value
is very difficult as discussed before. However, recall that the same Epeak also generates
substrate current Isub
.
Now, if we define Xi as the impact ionization energy required for
substrate current generation, then by similar argument, we can write down the following
equation [2.3]:
Isub - K2IdeXp qE-e (2.4)
qEpeak) (2.4)
where K2 is a technology-dependent constant for Isub-
Now, by solving Equation 2.4 for Epeak and substituting it into Equation 2.3, we
derive the following degradation model:
AN.it (Id ( Isub (
Nit I (WH I d ) stress (2.5)
where m = , and H is a lumped technology-dependent constant. Equation 2.5, as dis-
(Pi
cussed before, is a semi-empirical model which captures the basic physical theory of hot-
carrier degradation, but whose model parameters are based on measurable quantities, such
as Id and Isub
.
Now, if we assume that the device I-V characteristic degradation, such as
AId/Ido, is attributable to the interface-trap generation, then we can calculate AId/Id with
Equation 2.6 [2.2, 2.4].
id _ 'd ) the (2.6)
NtcdO WH Id stress
Notice that, besides directly measurable parameters such as Id and Isub of the MOSFET,
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there axe three degradation model parameters that we must extract in order to use Equation
2.6, namely n, m, and H. Once we extract these parameters experimentally, then we can
calculate AId/Ido as a function of stress time at a given stress bias condition.
2.2 Degradation Model Parameter Extraction
2.2.1 Degradation Rate Coefficient n
The degradation rate coefficient n is a time-acceleration factor, which tells us how fast the
device degrades. For a fixed DC bias condition Vgs Vds, and Vbs, Equation 2.6 can be
rewritten as follows:
AId
= (tstress) (2.7)
dO
where K is a constant since Id and Isub are constant for a fixed DC bias condition. Now, by
taking the logarithm on both sides of Equation 2.7, Equation 2.8 is derived as follows:
log I (tsres1 )+ nlogK (2.8)
o stress
Thus, by plotting (I d) vs. tstress in log-log space, we can extract the degradation rate
coefficient n by taking the slope of the fitted line through the data. The y-intercept at y=l
yields nlogK . This is precisely what is done in Figure 2. 1. For the stressed device, Vd is
fixed at 5.2V, Vgs at 0.9V, and Vbs at OV. After having plotted (i) vs tstress in the log-
log space, wc extract the parameter n by linearly regressing the data.
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2.2.2 The m and H Coefficients
The other two parameters that we have to extract for the degradation model (Equation 2.6)
(Pit
are the m and H parameters. Mathematically, m = - as was found in deriving Equa-
(Pi
tion 2.6. Physically, m is a voltage-acceleration factor. We typically stress devices at a
much higher voltage than the normal operating voltage in order to expedite the degrada-
tion. In an accelerated stress experiment, we are able to observe measurable degradation
in a reasonable measurement interval. However, what we really want to know is how
much degradation would occur at a normal operating vltage over the normal operating
lifetime. The m is the parameter that allows us to extrapolate the amount of degradation at
a high stress voltage to the degradation at an operating voltage, and thus is called the volt-
age-acceleration factor. The parameter H is a technology-dependent constant.
The m and H parameter extraction procedure proceeds as follows. First, we define
the MOS device lifetime criterion. For example, we can define the device lifetime crite-
rion as AId/Ido = 10% in the linear region as done in Figure 2.1. In other words, we con-
sider the device to be malfunctioning when its drain current in the linear region degrades
by 10% or more. Now, in Equation 2.6, we substitute the following quantity:
0. l = ( d (sub)"')Y (2.9)
where C is the lifetime of the device. Now, we can rearrange Equation 2.9 as follows:
W Id ) H() (2.10)
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tld IsubNow, by plotting d vs. b in log-log space, we can extract m from the slope of the
W
fitted line and H from the y-intercept. The parameter n has already been determined from
Figure 2.1. This procedure is shown below in Figure 2.2.
Notice that each data point in Figure 2.2 corresponds to a stressed device. For Fig-
ure 2.2, 7 distinct devices were stressed at different bias conditions to extract the m and H
parameters. Generally, the higher Isub/Id corresponds to the higher stress Vds. When the
stress Vds is higher, the device lifetime is shorter, which is why we see a negative slope in
Figure 2.2.
10'
106
10i
103 102 10-'1
Isuld
Figure 2.2: The parameter m and H extraction.
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Chapter 3
Oxide-Field Dependence
of the Degradation Model Parameters
3.1 Worst-case Stress Condition
There have been numerous studies [3.1-3.3] that have investigated the worst-case hot-car-
rier stress conditions. Currently, there is a general consensus that the peak Isub bias condi-
tion is the worst-case stress condition, although there are some recent reports that contest
this issue [3.4-3.5]. In Figure 3.1, we have plotted Isub and the corresponding degradation
AId/Ido against Vgs for a fixed Vds bias condition. As one can see, the degradation
occurred most at the peak Isub condition. The stress time was 50 minutes.
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Figure 3.1: Comparison of the peak Isub condition with the worst degradation condition.
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An explanation for the behavior shown in Figure 3.1 is as follows: as Vgs
decreases from 5V (for a fixed Vds), the device is moving towards the stronger saturation
regime from the linear regime, and hence, the Epeak increases. The increased Epeak gener-
ates more Isub, and we observe that Isub increases accordingly as Vgs decreases. Even
though the Epeak continues to increase as Vgs approaches OV, the drain current Id becomes
very small as Vgs approaches OV. In other words, the number of channel carriers is not
large enough to generate hot-carriers even though the Epeak is very strong when Vgs is
very small. Thus, we observe that Isub decreases as Vgs decreases towards OV.
Figure 3.1 clearly shows that the degradation correlates well with Iub. Since the
Isub behavior takes into account both the number of channel carriers and the Epeak as a
function of bias conditions, AId/Ido correlates well with sub as inspected.
3.2 Oxide-Field Dependence of the Degradation Rate Coefficient n
3.2.1 Bias Dependence of n
The extraction procedure for the parameter n was explained in Section 2.2.1. In order to
characterize the parameter n, NMOS devices were stressed at various bias conditions, and
the result is shown in Figure 3.2. For each stress performed, the NMOS devices were
biased at Vds = 5.2V. Each device, however, was stressed at a different Vgs bias condition
as shown in the Figure. An interesting observation in Figure 3.2 is that the degradation
rate coefficient n changes as we vary the stress bias condition. From a low Vgs that is
barely above the threshold voltage Vth (Vgs = 9.9V) to a high Vds (Vgs = 5.2V) at which
the device is biased in the linear regime, the parameter n initially increases, reaches a
maximum, and decreases. In order to further investigate this bias dependence of n, stress
conditions were repeated for multiple devices, and the results are shown in Figure 3.3.
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Figure 3.2: AId/Ido vs. time for various Vgs bias conditions.
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Figure 3.3 shows the parameter n, the degradation AId/Ido, and the ratio Isub/Id
plotted against Vgs. There are several key observations to be made from Figure 3.3. First,
the parameter n has a strong Vgs bias dependence and varies with a bell shape, which is
similar to the degradation behavior of MAd/OIo. The bias-dependence of the parameter n
raises an interesting issue with respect to MOSFET lifetime prediction because MOSFETs
in a circuit experience time-varying AC circuit waveforms, and thus, time-varying bias
conditions. Since the parameter n changes with bias conditions, it is no longer clear which
value of n should be used in Equation 2.6 in order to calculate the MOSFET lifetime when
it undergoes various bias conditions under AC circuit operation.
Second, although the shape of the n parameter's Vgs dependence is similar to that
of the degradation Aid/Ido is, the peak location is different. For example, in Figure 3.3, the
maximum degradation at a stress time of 50 minutes occurs at Vgs = 2.2V, whereas the
peak n parameter value occurs at Vgs = 3. 1V. In other words, although more degradation
occurred at Vgs = 2.2V in 50 minutes, the degradation rate is faster at Vgs = 3.1V. This
suggests that, if the device is stressed long enough, eventually, the maximum degradation
would occur at Vgs = 3.1V. A complication arises with respect to MOSFET lifetime pre-
diction under AC circuit operation because, at a future time point of interest, such as 10
years, it is not clear which bias condition would dominate the degradation. In other words,
it is not clear whether to use n = 0.45 (Vgs = 2.2V) or n = 0.54 (Vgs = 3.1V) to calculate
the total degradation at 10 years in Equation 2.6. This issue will be discussed in greater
detail in Chapter 4.
Third, neither the parameter n nor the degradation AId/Ido correlates with Isub/Id-
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The IsubId ratio represents the normalized strength of Epeak, and thus, one would speculate
that the degradation AId/Ido would correlate with Isub/Id . Indeed, that is what we observe in
Figure 2.2. The higher is Isub/Id, the more degradation occurs, and hence, the shorter is the
lifetime. However, it is clear in Figure 3.3 that this trend is only valid in a relatively high
Vgs region. For example, in Figure 3.3, the degradation AId/Ido is larger at Vgs = 2.2V than
at Vgs = 1.5V although the Isub/Id is higher at Vgs = 1.5V than at Vgs = 2.2V. This issue of
model validity will be discussed in greater detail in Section 3.4.
3.2.2 Charge Pumping Current Measurement
In order to further investigate the nature of the bias-dependent degradation rate n, the
charge-pump current Icp has been measured as a monitor for hot-carrier degradation. As
explained in Section 1.2.4, Icp serves as a direct monitor for the hot-carrier induced inter-
face-traps. The rise in Icp monitors the increase in the number of interface-traps [3.9-3.12].
Multiple NMOS devices were stressed at a wide range of bias conditions as in Figure 3.2
with Icp as the degradation monitor, and the result is plotted in Figure 3.4. As one can see,
the extracted degradation rate n based on Alcp, rather than AId/Ido as in Figure 3.2, shows
a very similar bias dependence. This is further illuminated in Figure 3.5, which plots AIcp,
the extracted n based on Alcp, and the Isub/ld ratio against Vgs. The charge-pump experi-
ment illustrates that the rate of physical hot-carrier damage, the interface-trap generation,
is bias-dependent. In other words, it is not just a manifestation of the hot-carrier damage,
AId/Ido, AVt, and Ag, that is bias-dependent, but the damage itself is inherently bias-
dependent.
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3.2.3 Physical Theory and Model of the Bias-Dependent n Coefficient
The bias-dependence of the degradation rate n, extracted based on device degradation
monitor, such as AId/Ido and AVt, has been observed in previous studies [3.13-15]. These
studies attributed the bias dependence of n to different degradation mechanisms in differ-
ent bias regions. According to [3.6-3.7], there exist distinct bias regions where different
degradation mechanisms are dominant. For the low gate bias region, Vgs - Vt , hole-trap-
ping is the prevalent degradation mechanism. For the mid-gate bias region where
-V ds , interface-trap generation is the dominant mechanism, and for the high-gategs 2
bias region, Vgs - Vds, electron-trapping is dominant. Thus, one can speculate that the dif-
ferent degradation rates at different bias regions can be explained by different degradation
mechanisms.
However, Figure 3.5 shows that the parameter n, extracted based on AIcp9 still has
a bias dependence. In other words, the interface-trap generation rate is inherently bias
dependent. In order to observe whether this is a universal phenomenon over a wide range
of bias conditions, such as Vgs and Vds, and device parameters, such as Tox, stress experi-
ments were performed on multiple dimensions of devices with varying Leff and Tox. The
parameter n was extracted based on AId/Ido.
Rather than plotting n against Vgs, as in Figure 3.5, at different Vds bias conditions
for the MOS transistors with various ranges of device parameters, we have plotted n
against Eox in Figure 3.6, where Eox is the vertical electric field in SiO 2 at the drain end of
the channel. At the drain end of the channel, it is approximated that
V- V
Eox -= g V (3.1)
ox
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Figure 3.6: An empirical model of n as a second order
polynomial function of Eox.
Notice that Eox is a generalized parameter that can be extracted over a wide range
of bias conditions, Vgs and Vds, and device parameter Tox. For the data shown in Figure
3.6, the experimental devices' oxide thickness ranged from 9 nm to 19 nm, channel length
from 0.4 [tm to 0.6 pm, and the channel doping varied from 1x1015 cm-3 to 9x101 5 cm 3.
The bias conditions also varied; Vds from 4.5V to 5.5V, and Vgs from 0.7V to 5.2V.
The first observation in Figure 3.6 is that the degradation rate n seems to increase,
reaches its maximum, and then decreases as Eox increases. One can fit the data with a sec-
ond order polynomial function as shown in the figure to develop an empirical model of n
as a function of E0o. However, it is not physically intuitive as to why n has to vary with
Eox in a bell-shaped curve. One hypothesis is that this is due to the oxide-field dependent
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diffusion of interstitial hydrogen that is generated from silicon-hydrogen bond breaking,
which occurs during hot-carrier injection as shown in Figure 1.2. This hydrogen diffusion
process has been proposed as the rate-limiting step for hot-carrier-induced interface-trap
generation [3.16-17], and thus, one may speculate that the diffusion of interstitial hydro-
gen is dependent upon the oxide field.
However, this theory still does not completely explain the observed behavior in
Figure 3.6. There is no clear answer why the diffusion rate of interstitial hydrogen has
such a bell-shaped dependence on Eox. In other words, it is not clear why the diffusion rate
of interstitial hydrogen first increases with Eox, reaches its maximum, and eventually
decreases with Eox.
Another hypothesis to explain the shown behavior in Figure 3.6 is that the number
of hot-electrons generated and injected into the Si/SiO2 interface plays a more dominant
role in determining the overall degradation rate than does the interstitial hydrogen diffu-
sion. The more hot-electrons that are injected into the Si/SiO2 interface over the energy
barrier in a shorter period of time, the greater the degradation rate. This theory is plausible
because, in order to create the interface-traps, the hot-electrons first need to be generated,
then need to be injected into the Si/SiO2 interface over the energy barrier, and then travel
through the SiO2. Some of these hot-electrons get trapped in the SiO2. Only a small frac-
tion travels all the way out to the gate terminal and appears as gate current, Ig.
Recall that in the saturation regime where Epea is high enough to generate hot-
electrons, Vds is greater than Vgs as shown in Figure 3.7 below. Hence, the vertical oxide-
field is pointed from the drain to the gate. This oxide field is in the direction that opposes
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Figure 3.7: Direction of Eox that opposes the hot-electron injection.
hot-electron injection. Thus, the greater the Eox, the more difficult it becomes for hot-elec-
trons to get injected across the Si/SiO 2 interface and the SiO2. Therefore, as Eox increases,
the rate of interface-trap generation decreases. This interpretation is shown in Figure 3.8.
The same data shown in Figure 3.6 is replotted in Figure 3.8. However, instead of fitting
the data as a second order polynomial function, we observe that the degradation rate expo-
nentially decreases as Eox increases beyond a certain value. This is in accordance with the
hypothesized theory above. As shown in the figure, we can model the degradation rate as
n = A- exp(-B. Eox) for Eox > C (3.2)
where A and B are extracted constants to minimize the error of the data fit, and C is the
Eox value beyond which Equation 3.2 is valid. In Figure 3.8, C is approximately 2MV/cm.
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Figure 3.8: Decaying degradation rate as Eox increases beyond certain value.
Now, the obvious question is why the degradation rate decreases at small value of
Eox. More specifically, in Figure 3.8, the degradation rate n peaks around EOx= 1.5MV/cm,
and decreases as Eox decreases. Thus, the oxide-field opposition of hot-electron injection
does not explain the observed data at low oxide-fields.
Recall from Equation 3.1, however, that when Eox decreases, Vgs rises toward Vds.
In other words, the device is moving away from the saturation regime toward the linear
regime. As a result, the Epeak decreases, and thus Isub decreases as well. Summarized in
another way, at the low oxide-field, the opposition force against hot-electron injection into
Si/SiO2 interface may not be strong, but there are not as many hot-electrons generated to
create the interface-trap under this bias condition. Thus, the overall degradation rate
decreases under the low oxide-field.
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Based on this argument, we substitute Isub/ld in place of the constant A in Equation
3.2 as follows:
sub
n = . exp(-B.Eox) (3.3)
Notice that, as we correct the model for the low oxide-field, the condition, Eox > C in
Equation 3.2, is released. Equation 3.3 argues that the rate of interface-trap generation is
determined by both the number of hot-electrons generated and the number of hot-elec-
trons injected into the Si/SiO2 interface. Isub/Id represents the normalized number of hot-
electrons generated, and Eox represents the opposition force against injection of the gener-
ated hot-electrons.
In order to verify the model, Equation 3.3 is rearranged as follows:
(n Id
Iub I = -B Eox (3.4)
Now, with the same data set shown in Figure 3.8, Figure 3.9 is plotted in log-lin space,
where Eox is the x-axis, and (I dJ is the y-axis. As one can see, Equation 3.4 achieves a
much better fit with the data than both the empirical model in Figure 3.6 and Equation 3.2
in Figure 3.8. The Constant B in Equation 3.4 can be extracted from the slope in Figure
3.9.
One may notice that at the extreme values of Eo0, where Eox < 0.5MV/cm and Eox
> 4MV/cm, the data deviates away from the model. Recall at these extreme values, either
Vgs is very low, close to Vt, (Eox > 4MV/cm) or Vgs is very high, close to Vds (Eox <
0.5MV/cm). At these bias conditions, other degradation mechanisms, such as hole-trap-
ping and electron-trapping, start to play more important roles [3.6-7]. Thus, modeling the
degradation rate in these bias regimes as due to the interface-trap generation may not
achieve the accuracy observed in the mid-gate bias region.
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Figure 3.9: Physical model of n as a function of Isub and Eox
3.3 Oxide-Field Dependence of the m and H Coefficients
3.3.1 Lifetime Correlation Plot
The m and H parameter extraction procedure was explained in Section 2.2.2. To briefly
recapitulate the procedure, the parameters m and H were extracted from the slope and the
y-intercept (at y = 1) of the regression line through the data of the lifetime correlation
%1 Iplotnwhic-waplottd ag ainstsubplot, in which - was plotted against s as in Figure 2.2. As was the case with theW d
parameter n, stress experiments were carried out to check whether the parameters m and
H would have any dependence on the oxide-field, and the result is shown in Figure 3.10.
For each oxide-field shown, the stress conditions Vds and Vgs were chosen such that the
Eox remained constant at that value. Since the Eox is directly proportional to the difference
between Vgs and Vds, the difference IVg5 - Vdsl was kept constant for each oxide-field.
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Figure 3.10: Extraction of the parameter m and H for several Eox values.
As can be clearly seen in Figure 3.10, the parameters m and H are also oxide-field
dependent. Recall that in deriving the degradation model Equation 2.6, the parameter m
was defined as the ratio where Oit is the critical energy the electrons must have in
order to create interface-traps, and Oi is the impact ionization critical energy. Since the
impact ionization energy Oi is constant at 1.1 eV for Si, independent of the electric field,
we deduce that Oit, the critical energy required for interface-trap generation, is a function
of Eox.
In order to further illustrate the oxide-field dependence of the voltage-acceleration
factor m, Figure 3.11 shows a plot m vs. EoX. We notice that the parameter m has a mono-
tonic dependence on Eo,. In other words, the higher the Eox is, the higher the value of m
is. Given its monotonic dependence on EoX, m can be empirically modeled as a second
order polynomial function of Eox as shown in Figure 3.11.
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Figure 3.11: The empirical model of m as a function of E0o.
3.3.2 Physical Theory of Oxide-Field Dependent m
Based on the above argument that it is Oit that varies with the oxide-field while Pi is con-
stant at 1.1 eV for Si, independent of the electric field, we can calculate that fit varies from
3.2eV to 5.2eV in Figure 3.11. Unlike the parameter n, the oxide-field dependence of m
has been observed in a previous study [3.17]. This study also reports a similar trend (i.e.
increasing 4it with increasing Eox) with a similar set of values. However, this past study
presents only a qualitative physical explanation for the observed oxide-field dependence
of Pit. As Eox becomes larger, IVgs - Vdsl increases, and thus, the energy band bends more
in the Si. Thus, electrons must possess more energy to create the interface-trap; in other
words, pit increases.
We can explore this theory further by identifying the different energy components
that contribute to the total Pit. Shown in Figure 3.12 are the energy band diagrams for the
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Figure 3.12: Energy band diagram that shows the Eox dependence of it.
saturation regime in which Vds > Vgs. Assume for a fixed Vds, Vgsl in (a) is less than Vgs2
in (b). Thus, Eox1, given by Vgs Vds, is greater than Eox2, given by vgs2- Vds . From
the band diagram, we can identify three energy components that constitute the critical
energy required to generate interface-traps. Let us write them as follows:
it = bond + B + tic (3.5)
The first term, 0bond, is the energy required to break Si-H bond at the Si/SiO 2 inter-
face. Recall from Chapter 1 that the interface-states are created by breaking the Si-H
bonds at the interface, and that the interface-traps get filled when the subsequent hot-elec-
tron gets trapped in place of the H. Thus, in order to create the interface-traps, the Si-H
bond must be first broken, and )bond represents the energy required to break the bond.
Typically, Obond is reported to be - 0.3 eV [3.16].
The second term, B, in Equation 3.5, is the energy barrier height that exists
between Si and SiO2. Although there have been some past analyses on this barrier height
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lowering as a fanction of bias conditions [3.18-19], this effect is more pronounced when
the energy band bends the other way, (i.e. Vgs > Vds). Thus, in the saturation regime where
hot-electrons are injected into the Si/SiO 2 interface (i.e. when Vgs < Vds), B can be
assumed to be constant. As one can see from the band diagram in Figure 3.12, OB is deter-
mined by the work function difference and the energy band gap of Si and SiO2, and thus,
can be assumed to be constant at 2.9 eV for the bias conditions of interest [3.16].
The third term, Dic, in Equation 3.5, is the energy that hot-electron must possess to
travel the distance Xic in order to approach the Si/SiO 2 interface. From the shown band
diagram in Figure 3.12, the energy band is bent more in (a) when EoX is greater so that the
electrons' current path is deeper into Si away from the Si/SiO2 interface. Hence, in Figure
3.12, Xic1 is greater than Xic2, requiring more energy for electrons to get injected over the
Si/SiO 2 interface for the case (a) where Eox is larger. Thus, because of more band bending
that occurs in (a) where Eox is larger, 4 icl is greater than ic2. Another component that is
implicitly assumed in Oic is the energy loss as hot-electrons collide and become redirected
toward the gate for injection. When the current path is deeper into the Si for the case (a),
the energy loss component is also greater, and thus, contributing to the greater 4ic. These
three components quantitatively explain the monotonic behavior of Oit as a function of
E0 X.Eox.
Equation 3.5 quantifies fit as a sum of its constituent energies, and clearly explains
why it increases as Eox increases. It is not feasible, however, to derive an equation that
can accurately model each energy component because of the difficulty to measure experi-
mentally each energy component as a function of Eox. Furthermore, as will be shown in
Chapter 5, it is not necessary to develop an accurate physical model for accurate hot-car-
rier AC-lifetime prediction. An empirical model shown in Figure 3.11 is sufficient for
accurate lifetime prediction procedure. This issue will be further discussed in Chapter 5.
51
3.4 The Degradation Model Validity
The MOSFET lifetime can be predicted as a function of the power supply voltages from
the lifetime correlation plot as in Figure 3.10. Each IsubId corresponds to a power supply
voltage in Figure 3.10, and the v-axis gives the device lifetime for that particular supply
voltage. As the supply voltage increases, the Isub/Id ratio increases, and hot-carrier degra-
dation becomes more severe, hence shortening the device lifetime as can be seen in Figure
3.10. The device lifetime under the operating voltage, such as 3.3V for 0.35 jrm technol-
ogy, is calculated by extrapolating from the lifetime under the accelerated stress voltages
through the regression line as in Figure 3.10.
This model tacitly assumes that more degradation always occurs at higher IsubId-
This is generally true as in Figure 3.10 since the higher Isub/Id generally corresponds to
higher power supply voltage. However, there are some bias conditions under which this
relationship does not necessarily hold. An example was pointed out in Figure 3.3, in which
the degradation was larger at lower Isub/Id. This occurred at a very low Vgs, which was
barely above the threshold voltage Vt. In order to investigate this issue of model validity,
numerous devices were stressed at low Vgs, and the lifetime correlation is plotted in Fig-
ure 3.13. As we can see, this set of data erroneously yields a positive slope, suggesting
longer lifetime at higher stress voltages, which is not physically correct.
When using the degradation model Equation 2.6 to calculate the device lifetime
based on the experimental data, one should remember that the model is not valid for the
data taken from very low Vgs. Thus, when planning stress experiments, one should take
into account that a sufficient number of devices must be stressed at Vgs values which are
much greater than Vt.
52
107
i 106
10 5
10-3 10-2 10-1 100
Isub/ld
Figure 3.13: Invalidity of lifetime model at low Vgs; a positive rather than nega-
tive slope is observed.
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Chapter 4
Impact of the Oxide-Field Dependent Degradation Model
Parameters on the MOSFET AC-Lifetime Prediction
The oxide-field dependence of the degradation parameters n, m, and H gives insight into
physical issues of hot-carrier degradation, such as the decreasing degradation rate with
increasing Eox due to its opposing force, and the increasing critical energy for creating
interface-traps with increasing Eox. However, this oxide field dependence also adds com-
plexity in terms of MOSFET AC-lifetime prediction [4.1-5]. MOSFETs in a circuit experi-
ence time-varying bias conditions, thus time-varying oxide-fields. In other words, the
parameter values of n, m, and H are constantly changing as a function of time during AC
circuit operation, and since the parameter values are different for different oxide-fields,
there is no single set of values that can be used in Equation 2.6 in order to calculate the
device lifetime in AC circuit operation.
4.1 Recursive Solution for AC Hot-Carrier Degradation
Before we derive a new equation which allows us to calculate the AC device lifetime
under the varying bias conditions, let us first review how we calculated the DC device life-
time using Equation 2.6. Recall that once we define a lifetime criterion, such as AId/Id =
10%, then substitution of the lifetime criterion into Equation 2.6 yields
AId dsub n_ (4.1)
IdO criterion WH d 
Rearranging Equation 4.1 yields
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IdO criteriosubd
After we extract the degradation parameters n, m, and H by DC stressing (i.e., applying
constant Vgs, Vds, and Vbs) as described in Section 2.2, and measuring Isub and Id at the
corresponding bias conditions, we can calculate the lifetime of the device at its operating
voltage by substituting appropriate quantities into Equation 4.2. Notice that this is the
DC-lifetime of the device.
However, MOS devices in integrated circuits experience AC waveforms. In other
words, the bias conditions for the devices, Vgs, Vds, and Vbs, are constantly changing.
Thus, direct substitution of the parameter values n, m, and H, and the currents Isub and Id
at a single bias condition, into Equation 4.2 is not correct. These quantities change as a
function of time in AC circuit operation. The challenge in calculating the AC-lifetime is
to figure out how to combine the different n, m, and H, and Isub and Id values at different
bias conditions, or more generally at different E0o.
One way to calculate the degradation or the lifetime in AC waveforms is to break
down the AC waveform into small time-steps, in each of which the oxide-field is approxi-
mately constant. Then, we can calculate the degradation in each time-step, using Equation
4.1 by substituting corresponding n, m, & H, and Isub & Id in each time-step since these
quantities are constant during each time-step, in which the oxide-field is constant. Finally,
we should combine all the degradations in each time-step to calculate the total degrada-
tion. This is illustrated in Figure 4.1. For each time-step from to to t, from t to t2, etc.,
the bias condition, thus the oxide-field, is approximately constant. Hence, the degradation
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Figure 4.1: Quasi-DC approach to calculate AC-lifetime.
can be easily calculated by using Equation 4.1 in each time-step. In Figure 4.1, among the
time-varying quantities such as n, m, and H, and Isub and Id, the parameter n is plotted as
an example on the y-axis to illustrate how we can calculate the total degradation, using
this piece-wise constant approximation.
In order to facilitate the illustration of how we calculate the total AC degradation,
let us define a quantity called age as follows in Figure 4.1 [4.4]:
ld, i sub, i
age = WI ( t i - t i- 1 ) (4.3)
Now, combining Equation 2.5 and Equation 4.3, the degradation that occurred from ti_1 to
ti, ANi i can be written as
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n.
ANit i = (agei) (4.4)
Our eventual task is to calculate the total degradation that occurred from to to ti,
ANit itotal
Now, let us proceed to show how we can calculate the total degradation
ANit itotal In Figure 4.1, up to the time-step t from to, the total degradation is easily
calculated by using Equation 4.1. During the time-step from to to tl , all the variables, such
as n, m, and H, and Isub and Id , are approximately constant, and thus, age 1 is calculated by
substituting appropriate quantities to Equation 4.3. The total degradation up to t, by
using Equation 3.5, is
nl
ANit, total = (agel ) (4.5)
Similarly, the degradation from the time step t to t2 can be easily calculated by
using Equation 4.4 as follows:
(4.6)
n2
ANit, 2 = (age 2)
The challenging task, however, is to figure out how we can compute the total degradation
from to to t2, ANit, 2total The complexity arises because n n2 . If n = n2 , then the
total degradation up to t2 is simply
ANit, 2total
n2
= (age1 + age2 )
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(4.7)
as in the DC case. However, when n I n2 as in the AC case, simple summation of ages is
not valid.
In order to calculate correctly the total degradation up to t2 , ANit 2 total, the fol-
lowing procedure should be used.
1. Calculate the total cumulative effective AGE, AGEeff, that would have resulted at t1
if the device were stressed from to to t at the degradation rate n2 rather than at n1.
The AGEeff can be solved by equating the total degradation at t to
n2(AG Eeft ) as
follows:
ANit, Itotal
nL n2
= [age1 ] = (AGEeft ) (4.8)
nl
n2
I (4.9)
3. Substitute Equation 4.9 into Equation 4.7, which can now be used since the degrada-
tion rates in the two time periods are now identical (i.e, n = n2).
n2
ANit, 2 tota = [AGEef+age 2] (4.10)
4. Substituting Equation 4.9 for AGEeff in Equation 4.10 yields
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2. Solve Equation 4.8 for AGEeff.
AGEeff = [agel
ANit 2 total = age 1 +age2] (4.11)
where Equation 4. 11 indicates the exact amount of AC degradation after t2.
Notice, that in the case of a constant degradation rate (i.e., n1 = n2 = n ) as in DC stress-
ing, Equation 4. 11 simplifies to
n,
ANit, 2total = (age1 +age2) ' (4.12)
which was derived in Equation 4.7 as a special case of constant n (i.e, nI = n2).
In order to calculate the exact amount of total AC degradation after ti , Equation
Equation 4.11 can be generalized to:
- n2 · ni
ANit itotal age + age2 + ... + age (4.13)
More concisely, Equation 4.13 can be written as:
ni
ANit i-total Id ito ageJ (414)
where the total degradation at t = ti (i.e., ANit, itotal) depends on the value of
ANit, I tota from the previous time step. Equation 4.14 states that the exact amount
of total AC degradation at time-varying degradation rates can only be calculated using a
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recursive solution. In other words, unless the degradation rate n is a constant, there is no
simple, analytical formula into which a future time point of interest (such as 10 years) can
be substituted and the exact amount of total AC degradation be calculated.
4.2 Two-Stage Example
For a typical integrated circuit manufactured, 10 years is a usually desired lifetime. If we
assume a clock frequency of 100MHz (1 cycle = 10 ns), 10 years correspond to approxi-
mately 3.15 x 1016 cycles. Recall from above that the exact solution for AC-lifetime is not
in a closed form, but rather in recursive form. This means that, if 1 cycle is broken down
to 100 time steps, in each of which the oxide-field is approximately constant, one has to
iterate more than 1018 times, using Equation 4.14, in order to calculate the exact amount
of AC degradation at 10 years. Clearly, this is computationally infeasible.
The current practice of AC-lifetime prediction, called the neff algorithm, is to cal-
culate the exact amount of AC degradation, using the recursive solution Equation 4.14,
only for the first few cycles, and then extrapolate the AC degradation all the way out to
1016 cycles (10 years). This is schematically shown in Figure 4.2.
In order to illustrate the limitations of the existing neff extrapolation algorithm, we
have simulated AC hot-carrier degradation, in which an NMOS device undergoes a simple
AC waveform, which just consists of two, periodically alternating DC waveforms. Figure
4.3 shows the two alternating DC stressing conditions that comprise this simple AC wave-
form. Notice that, for this example, Vds is fixed at 5.2V, whereas Vgs alternates between
lV and 2.5V.
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Figure 4.2: Existing neff algorithm to calculate AC degradation at 10 years.
DC Stress #2
DC Stress #1
n = 0.337
age1 = 1.45x10 -23
T1= 1 ns
AUIDl
Vds=5.2 V
n 2 = 0.495
age2 = 7.2x10- 18
T2 = 9 ns
Figure 4.3: A simple AC waveform comprised of two DC stress conditions.
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With the given information in Figure 4.3 for the two-stage example, such as age l,
age2, n1, and n2, we have derived exact degradation equations, using similar steps as dis-
cussed in Section 4. 1, and they are shown in Table 4.1. For comparison, the first column of
the table shows the degradation equations for the DC case when the parameter nr is con-
stant, and the second column shows the degradation equations for this two-stage AC case
when n alternates between n1 = 0.337 and n2 = 0.495. It is important to notice that even
for this simple AC case, the degradation equation is quite complex and is in recursive form
rather than in closed form as shown by Equation (2b) in Table 4.1.
Constant n Variable n(Eox) = {n l, n2}
(la) (lb)
l (T) = (AGET)" Aid(T) = (AGE 1)nl
1 Cycle (T) 'do 'do
A [EAd n 2
AGET = AGE, +AGE 2 Aid
i' 00(T) = AGE1 +AGE
(2a) (2b)
Ntq~ n ~(1
N Cycle (NT) AId ( A) = jAd 2 K Id 1)T) +AGE) 
l--(NT) = d d -2))n +AGE
AId 2o
Table 4.1: Degradation equations for the two-stage example.
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In order to check the validity of the existing neff algorithm for this two-stage
example, we have applied the neff algorithm in order to calculate the AC-lifetime, and
compared it with the exact AC-lifetime calculated by the recursive solution, Equation (2b)
in Table 4.1. The result is shown in Figure 4.4. For this example, we have defined the
lifetime criterion to be (oIo = 1%. Notice in Figure 4.4 that the existing neff algorithm
calculates the AC degradation, using Equation (2b) in Table 4.1, for the first two cycles
(shown by x), and extrapolates the AC degradation all the way out to 10 years based on the
first two cycles' degradation. The extrapolation is shown by solid line. On the same plot,
we have also calculated the AC degradation, using Equation (2b) in Table 4.1, up to 108
cycles, (shown by filled diamond), and projected the AC degradation based on the asymp-
totic solution (shown by hollow diamond). In order to calculate the AC degradation up to
108 cycles recursively, using Equation (2b) in Table 4.1, it took about 14 days on a Sun
4n _lu
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Figure 4.4: Overestimation of AC-Lifetime by the neff algorithm.
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Sparc4 Workstation. Calculating the exact AC degradation up to 1016 cycles(= 10 years)
recursively is practically impossible.
Notice that, when the lifetime criterion is (I d) =1%, the existing neff algorithm
overestimates the AC-lifetime by almost 3 orders of magnitude. An immense amount of
error is introduced into AC-lifetime calculation by the neff algorithm. This example
clearly demonstrates that, for AC degradation in which the MOSFET undergoes various
degradation rates due to changing bias conditions, and thus, changing oxide-field, the tra-
ditional method of extrapolating all the way out to 10 years based on the first few cycles'
degradation becomes invalid. This example serves as a motivation to develop a new, effi-
cient algorithm for accurate AC-lifetime prediction, which is discussed in Chapter 5.
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Chapter 5
Dominant DC Degradation Asymptote (DDA)
Algorithm for AC-Lifetime Prediction
5.1 Analysis of the neff algorithm
We have clearly demonstrated through the two-stage example in Chapter 4 that the neff
algorithm can lead to significant amount of overestimation of AC-lifetime. Before we pro-
ceed to develop a new algorithm or method to predict the AC-lifetime more accurately, we
need to summarize and analyze why the existing neff algorithm failed in the two-stage
example.
First, we have shown that even for the simplest AC-case, in which only two DC
periods alternate, the degradation equation is quite complex as shown in Table 4.1. The
reason for this complexity comes directly from the nature of the hot-carrier degradation
behavior, which has a non-linear, power-law time dependence. Since the degradation rate
n appears in the exponential term in the degradation model, Equation 2.6, the total degra-
dation cannot be computed by simply adding degradation in each time step, but must be
computed by using the recursive solution as explained in Section 4.1.
Second, it is important to remember that the neff algorithm failed to predict the
AC-lifetime even though it used the complex, recursive solution derived in Section 4.1.
For the reader's convenience, the two-stage stress conditions and the neff AC-lifetime pre-
diction procedure are replotted in Figure 5.1 and 5.2. Failure of the neff algorithm to pre--
dict the AC-lifetime accurately in Figure 5.2 is caused by that the extrapolation was based
on the first few cycles' degradation, which was dominated by only one of the two stress
conditions. More specifically, during the early stage of the AC degradation (up to 104
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Figure 5.1: A simple AC waveform comprised of two DC stress conditions.
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Figure 5.2: Overestimation of AC-Lifetime by the neff algorithm.
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cycles), the degradation is dominated by DC #1 stress condition. As one can see in Figure
5.2, the AC degradation initially has a slope of n = 0.337, which is the slope of DC #1
stress condition. During the early stage of the AC degradation, the contribution of DC #2
stress condition is very minimal.
However, as one can see in Figure 5.2, at the time point of interest, which is 10
years that correspond to approximately 1016 cycles, DC #2 stress condition clearly domi-
nates the overall AC degradation. The total AC degradation at the later stage (much
beyond 104 cycles) has a slope of n = 0.495, which is the slope of DC #2 stress condition.
The reason why the existing neff extrapolation technique leads to significant over-
estimation of AC-lifetime in Figure 5.2 is that there exists a latent degradation component,
namely DC #2 stress condition, which has smaller amount of degradation initially but has
a higher degradation rate n. As stress time progresses, this component eventually domi-
nates the overall AC degradation. Since the existing neff algorithm bases its extrapolation
on the AC degradations of just the first few waveform cycles (which can be dominated by
a degradation component that does not necessarily dominate at the future time point of
interest), significant inaccuracy in the predicted AC-lifetime can be introduced [5.1-5].
5.2 Concept of the Dominant DC Degradation Asymptote (DDA)
As it was discussed above, different DC degradation components dominate the overall AC
degradation at different times. Thus, the key to accurate AC-lifetime prediction is to iden-
tify the dominant DC degradation component at the future time point of interest and
project the AC-lifetime based on such a dominant DC degradation component at the inter-
ested time point.
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For the two-stage example demonstrated above, DC component #1 dominates the
AC degradation during the early stage, and DC component #2 dominates the AC degrada-
tion during the more relevant time period (t = 10 years). Upon closer inspection of the AC
degradation behavior, we observe that the AC degradation at any particular time point is
dominated by one of the following equations as shown in Figure 5.3:
AId 0337
= (age1 x N)
dO
AId 0.495
I= (age2 xN)
dO
Il
100
(5.1)
(5.2)
10 5 1010 1015
Number of Cycles (N)
Figure 5.3: DC degradation asymptotes.
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where age and age2 are given in Figure 5.1, and N is the number of waveform cycles that
the device has experienced. Recall that age is a quantity that represents the amount of hot-
carrier stress experienced by the MOSFET. Thus, age1 represents the amount of hot-car-
rier stress experienced for one cycle through DC #1 stress condition in the two-stage
example. Age2 represents the corresponding quantity experienced through DC #2 stress
condition.
As one can see in Figure 5.3, the AC degradation at any particular time point is
dominated by either of the two equations. As a matter of fact, the AC degradation asymp-
totically approaches either of the two equations at all times. More specifically, during the
early stage of degradation when DC #1 stress condition plays the dominant role, the AC
degradation approaches DC #1 asymptote given by Equation 5.1. Correspondingly, during
the later stage of degradation, the AC degradation approaches DC #2 asymptote given by
Equation 5.2.
Thus, we define Equation 5.1 and 5.2 above to be DC asymptotes. In summary,
there are several key observations and insights we draw from this two-stage example.
First, the AC degradation, experienced by the MOSFET through an AC waveform, is
always dominated by one of the DC components. Second, the AC degradation dominated
by one of the DC component approaches a DC asymptote, which is in the form of Equa-
tion 5.1. The dominant DC component yields the dominant DC asymptote. Third, different
DC components, and thus, different DC asymptotes dominate the AC degradation at dif-
ferent times. In other words, the dominant DC degradation asymptote (DDA) changes as a
function of stress time. Therefore, for more general AC waveform, the key to predicting
the AC-lifetime accurately is to identify the dominant DC component at the interested
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time point, and project the AC-lifetime based on the dominant DC degradation asymptote
(DDA).
5.3 The Dominant DC Degradation Asymptote (DDA) Algorithm
Based on the concept of the dominant DC degradation asymptote as explained above, we
have developed the following algorithm, which would allow to calculate AC-lifetime
accurately. We explain below a step-by-step procedure that one can follow in order to cal-
culate the AC-lifetime of a MOSFET undergoing a general AC waveform.
5.3.1 Degradation Model Parameter Characterization
The first step is to stress the MOS transistors at multiple bias conditions as shown in Sec-
tion 2.2, and extract the degradation model parameters n, m, and H. Recall that these
parameters are a function of the oxide field, Eox, and thus, should be modeled as a func-
tion of Eox. For a given technology, one should extract and characterize the degradation
rate n(Eox) and the voltage-acceleration factor m(Eox) as shown in Figure 5.4.
5.3.2 Circuit Simulation
The second step is to simulate the desired circuit for one waveform cycle. Simulate the cir-
cuit with SPICE or its variants, and obtain Vgs, Vds, Eo, Ids, and Isub waveforms vs. time
for the MOSFET device of interest. Conventional SPICE calculates Vgs, Vds, and Ids for
the MOSFET. A substrate current model [5.6] must be implemented in order for SPICE to
calculate Isub as a function of Vgs and Vds. Eox can be calculated as V- Vds
OX
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Figure 5.4: Characterization of the n and m as a function of Eox.
5.3.3 Calculation of the Degradation Model Parameters
Based on the characterization of the degradation model parameters in Section 5.3.1 and
the simulation of circuit waveforms vs. time in Section 5.3.2, one can calculate the degra-
dation model parameter values for each time step. Calculate n, m, and AGE as a function
of time for one waveform cycle. Also, compute the total cumulative AGE in one wave-
form cycle (AGET).
Then, based on the calculated parameter values, plot n vs. time and AGE vs. time
for one waveform cycle. From these plots, one can plot n vs. AGE by matching n with
AGE at every time point. This is schematically illustrated in Figure 5.5.
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Figure 5.5: Plotting n vs. AGE for one waveform cycle.
5.3.4 Calculation of Weighted Average Degradation Rate: nave
In order to calculate the dominant degradation rate, ndom , we begin by calculating the
average degradation rate, nave, which is calculated by weighting the AGE. Recall that the
AGE represents the amount of hot-carrier stress experienced by the MOSFET. The proce-
dure of calculating the average degradation rate weighted by AGE is schematically shown
in Figure 5.6. Once the plot of n vs. AGE for one waveform cycle is obtained as shown in
Figure 5.6, we can compute the average degradation rate as follows:
b
n(AGE)dAGE
(5.3)n 0
ave AGET
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Figure 5.6: Calculation of weighted average n by AGE.
where AGET is a total cumulative AGE for one waveform cycle, and b is shown above in
Figure 5.6.
After the nave is calculated, define two sub-averages na(n < nave) and nb(n >
nave), each weighted by the subset of corresponding ages as follows:
a
fn(AGE)dAGE
n =
a agea
b
n(AGE)dA GE
a
n = ib - ageb
where a, b, agea, and age b are as shown above in Figure 5.6.
(5.4)
(5.5)
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5.3.5 Projection of DC Asymptotes
After the weighted degradation rate nave, na , and n b are calculated, the next step is to
project the DC asymptotes on -d vs. N (number of waveform cycles) plot. After having
dO
calculated the nave na, and nb , we can lay down the following three DC asymptotes as
shown in Figure 5.7.
AId ave
I- = (AGETXN)
dO
d= (agea x N)
dO
AId nb
= (ageb xN)
'dO
(Asymptote "ave")
(Asymptote "a")
(Asymptote "b")
Dominant '
Asymptote "a"
naZ ' Asymptote "ave"
.-I n b
/' Asymptote "b"
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Figure 5.7: Projection of DC asymptotes.
5.3.6 Identification of the Dominant DC Asymptote (DDA)
We call Asymptote "a" and Asymptote "b" "twins" of the original Asymptote "ave." in
Figure 5.7. The purpose of "twinning" the original Asymptote "ave" is to identify which
age component and n value will dominate the AC degradation at the future time point of
interest. After "twinning" the original Asymptote "ave," one should continue the "twin-
ning" procedure with each asymptote, Asymptote "a," and Asymptote "b." The new
resulting asymptotes are:
AId naa
dO = (ageaaXN) (5.9)
Id (ageab xN) (5.10)
dO
d (ageba x N) (5.11)
dO
AId nbb
d= (agebb x N) (5.12)
Equation 5.9 and 5.10 are "twins" of Asymptote "'a", and Equation 5.11 and 5.12 are
"twins" of Asymptote "b." This twining procedure is continued until the age,, is negligi-
bly small.
After the "twinning" procedure is completed, we can identify the dominant DC
asymptote (DDA) by projecting each asymptote and observing which asymptote yields the
maximum degradation at the future time point of interest. The asymptote which yields the
most degradation at the interested time point becomes the DDA, based upon which the
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AC-lifetime is calculated. For the example in Figure 5.7 where subsequent "twins" are not
shown for simplicity and clarity of the plot, the Asymptote "b" is the dominant DC asymp-
tote, and thus, we predict the AC-lifetime based on Asymptote "b."
Recall that the DDA does not give a complete path of the AC degradation over
time. During the earlier stage of degradation, AC-degradation might follow some other
DC asymptotes. However, by following the above procedure, we are assured that the AC-
degradation will follow the DDA at the future interested time point because the DDA is
computed by identifying the dominant degradation component at the future interested time
point.
5.4 Demonstration of the DDA Algorithm
5.4.1 Verification of the Algorithm for the Two-Stage Example
Before we apply the DDA algorithm to a more general AC case, we have applied it to the
two-stage example in order to verify the validity of the algorithm. We have followed the
steps given from Section 5.3.1 to 5.3.6. Figure 5.8 shows the final step, in which the calcu-
lated AC degradation and the dominant DC degradation asymptote are shown. As can be
seen, the DDA algorithm correctly predicts the AC degradation at 10 years.
5.4.2 Application of the DDA Algorithm to a CMOS Inverter
In order to demonstrate the usage of the DDA algorithm, we have applied the algorithm to
an NMOS device in a CMOS inverter shown in Figure 5.9. The task is to calculate the
AC-lifetime of the NMOS device as it experiences a time-varying AC waveform in the
CMOS inverter. Primary design parameters for a CMOS inverter includes the input ramp
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Figure 5.8: Application of the DDA algorithm to the two-stage example.
(W/L)p = 2 x (W/L)n
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Figure 5.9: CMOS inverter along with definitions of the primary
design parameters.
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rate, shown as c, in Figure 5.9, and the load capacitance, CL. We have applied the algo-
rithm over a wide range of these design parameters in order to investigate the relationship
between the AC-lifetime and the primary design parameters of an inverter. Notice that the
PMOS device is scaled so that the output rise time and fall time are approximately equal.
For this calculation, the lifetime criterion of d = 10% was used. T stands for one clock
dO
cycle in Figure 5.9.
The first step in the DDA algorithm is to characterize the degradation model
parameters, n, m, and H, as a function of the oxide field, Ex, for a given technology. As
discussed in Chapter 3, this procedure involves DC stressing of multiple devices at numer-
ous bias conditions. For this calculation, the parameters extracted in Figure 5.4 are used.
The second step is to simulate the circuit for one clock cycle. From the simulation,
we should be able to obtain Vgs, Vds, Ids, and Isub vs. time. As an example, Figure 5.10 is
:Z 8E
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Figure 5.10: Circuit simulation for one cycle
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shown for a = 5v and W = 4m Notice that Eox for each simulation time step can be5ns CL O.5pF
calculated from this plot. (Recall that E Then, the degradation modelThen, the degradation model
ox
parameters n, m, and H can be calculated for each simulation time step based on the
extraction as in Figure 5.4. Recall that the parameters are modeled as a function of Eox.
The next step is to calculate the weighted average degradation rate, nave. In order
to calculate the nave, we should first plot n, m, and AGE vs. time for one clock cycle as
shown below in Figure 5.11. From this plot, we can generate n vs. AGE plot by matching
n with AGE at every simulation time step. Figure 5.12 shows such a plot for this example.
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Figure 5.11: n, m, AGE vs. time for one clock cycle.
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Figure 5.12: n vs. AGE to calculate nave, na , and nb.
From Figure 5.12, we can calculate the average degradation rate nave, weighted by
AGE, using the following equation:
9.2x10 21
f
ave
n(A GE)dA GE
(5.13)
9.2x 1021
We also calculate two sub-averages na and n, by
2.6x 10 - 21
I
11 =
n(A GE)dA GE
0
2.6x-212.6x 10
(5.14)
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These calculated values are graphically shown in Figure 5.12.
Once these values are calculated, the next step is to identify which one of the
asymptotes with the above n values is the dominant one at the future time point of interest.
In order to identify the dominant asymptote, we lay down these asymptotes on Aid s.
1dO
number of cycles plot as shown below in Figure 5.13. By choosing the asymptote which
gives the most degradation at 10 years, we calculate the AC-degradation. For this particu-
lar example, the asymptote with nave is the dominant one at 10 years. None of the "twin"
10 -2
o
\D 10-
10-10
1 105 1010
Number of Cycles (N)
1015
Figure 5.13: Identification of the dominant asymptote at 1() years.
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For comparison, the existing neff algorithm is also shown in Figure 5.13. As one
can see, the neff algorithm overestimates the AC-lifetime by about 100 times for this
example. This is because the initial dominant DC degradation component (upon which the
nef f extrapolation is based) is no longer dominant at 10 years. Significant amount of error
is corrected by this new DDA algorithm.
In order to examine this issue further, the AC degradation was calculated for dif-
ferent CMOS inverters over a wide range of design parameters ct and W/CL, using both
the new DDA algorithm and the existing neff algorithm. In Figure 5.14, the ratio of the
AC-lifetime calculated by the existing neff algorithm(Zold) over the AC-lifetime calculated
D
CD
I 
Figure 5.14: The ratio of AC-lifetime, told/tnew, between the neff(old)
and the DDA(new) algorithm
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by the new DDA algorithm(Cnew) is shown. Over a wide range of design space, the exist-
ing neff algorithm is found to significantly overestimate the AC-lifetime.
This new DDA algorithm is computationally much more efficient than the exact
recursive solution. For this inverter example, the DDA algorithm took less than 1 minute
on Sun Sparc4 station for AC-lifetime calculation, whereas the exact recursive solution
would require more than 1016 iterations, which would take many years.
5.5 Summary
Unlike the DC case, the AC waveform presents a complex solution to hot-carrier degrada-
tion. The complexity arises from the oxide-field dependent degradation model parameters
in time-varying AC waveform. As a result, there exists no closed-form solution for AC
hot-carrier degradation. An exact solution only exists in recursive form.
However, it is computationally infeasible to exactly calculate the AC-lifetime
based on the recursive solution. It would require approximately 1018 iterations. Thus, the
current practice, called the neff algorithm, calculates the AC-degradations based on the
recursive solution for the first few cycles and then extrapolates the AC-degradation all the
way out to 10 years, which corresponds to approximately 1016 cycles. Through the simple
two-stage example of AC waveform, however, the neff algorithm is found to overestimate
the AC-lifetime by a significant amount.
Based on the observation that a particular DC component dominates the overall
AC degradation at a particular time, a new method, called the DDA algorithm, is devel-
oped. The new insight of this algorithm is to identify the dominant DC degradation com-
ponent at the future time point of interest. This algorithm is shown to predict the AC-
lifetime accurately. The DDA algorithm is also much more computationally efficient than
the existing neff algorithm.
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Chapter 6
Hot-Carrier Reliability at Cryogenic Temperature
6.1 Low Temperature Operation of MOSFET
For the past two decades, numerous studies have been published regarding the low tem-
perature operation of MOSFETs [6.1-6.10]. These studies generally claim much improved
performance for the MOSFET characteristics at cryogenic temperatures down to 77K.
Traditionally, low temperature operation of MOSFET was studied for space application,
such as satellite communication systems [6.4-6.6]. However, recently, low temperature
operation is considered as an alternative VLSI scaling method as geometry scaling moves
closer to its physical limits [6.7-6.10].
Although numerous low-temperature performance advantages have been identified
[6.1-6.10], little work has been done in MOSFET reliability at cryogenic temperatures
[6.11-6.13]. It is clear, however, that this reliability study is very important in order to
maximize fully the performance advantages achievable at the low temperature.
There are two reasons why this dissertation investigated hot-carrier reliability of
MOSFETs at cryogenic temperatures. First, without proper understanding of MOSFET
reliability at cryogenic temperatures, it is possible to design a device to operate at the max-
imum performance, but only at the sacrifice of its device lifetime [6.14]. In order to opti-
mize the performance vs. reliability trade-off according to circuit and system designers'
need, the hot-carrier lifetime model needs to be reviewed and verified at cryogenic tem-
peratures. A careful calibration of the model is necessary to predict hot-carrier lifetime at
low temperatures [6.15].
89
Second, unlike various other reliability issues, such as electromigration, oxide-
breakdown, and device latch-up, etc., hot-carrier reliability has been shown to be exacer-
bated significantly at low temperatures [6.11-13]. These past studies all found that the
device lifetime is shortened almost by an order of a magnitude at 77K. Thus, it is possible
that hot-carrier reliability will appear as a roadblock when the temperature scaling is
aaopted for future ULSI technologies [6.14].
The objective of this chapter is to address the aforementioned issues of hot-carrier
reliability at cryogenic temperatures. First, we will discuss the modeling issues of hot-car-
rier reliability at low temperatures; how the room temperature model can be extended
down to 77K, and how it needs to be calibrated for accurate lifetime prediction at cryo-
genic temperatures. Second, we will quantify how much hot-carrier lifetime is changed
under various circumstances. From this discussion, we will attempt to investigate whether
hot-carrier reliability actually improves or worsens at cryogenic temperatures. Third,
based on the quantification of performance improvement and hot-carrier lifetime, a trade-
off plot will be presented as a function of temperature. This plot will allow device and cir-
cuit designers to determine the optimal temperature based on the performance vs. reliabil-
ity trade-off consideration.
6.1.1 Mobility Enhancement
The most notable improvement in the MOS device characteristics at cryogenic tempera-:.,
ture is enhanced mobility of electrons. As the thermal energy decreases at cryogenic tem-
peratures, the Si lattice vibrates less, and hence, electron-phonon scattering is reduced. As
a result of the reduced phonon scattering, we observe enhanced electron mobility at low
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temperature.
Figure 6.1 shows electron mobility extracted as a function of Vgs. The I-V data
was taken from a large NMOS transistor (W/L=50/5tm) in the linear regime (Vds = 0.1 V).
For this bias condition, Ileff can be extracted from Equation 6.1 as follows [6.16]
~ID
avD eff ox (Vgs VT) (6.1)
We observe that Jeff is a strong function of Vgs because electrons in the channel get drawn
closer to the Si/SiO 2 interface by Vgs, and hence, the surface roughness scattering
increases. As a result, teff decreases as Vgs increases. This surface normal E-field depen-
dence of mobility has been observed in m ny studies [6.16-20]. Based on these studies,
Sabnis and Clemens developed a universal mobility model in [6.21], which shows that Iteff
can be modeled as a universal function of effective normal E-field.
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Figure 6.1: Effective mobility extraction at room temperature.
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The concept is shown in Figure 6.2. A cross section of MOSFET along the normal direc-
tion is shown in Figure 6.2, in which X i is the length of the inversion layer. The normal E-
field experienced by an electron at the surface, x = 0, is due to the bulk charge, QB, and the
inversion charge, QN, whereas the normal E-field experienced by an electron at x = X i, is
only due to the bulk charge, QB. In general, the E-field experienced by an electron at any
point x is given by:
x.
E(x) = j+ q n(y)dy
x
(6.2)
When the E-field in Equation 6.2 is averaged over the electron distribution in the inversion
layer, an effective electric field, given by
(6.3)
eff £si ( 2 )
is obtained.
inversion I
layer I
E= QB
s i
depleted bulk
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Figure 6.2: Concept of effective normal E-ficld [6.21 ].
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When Peff was plotted against Eeff over a wide range of channel doping, a univer-
sal plot was obtained as shown in Figure 6.3 [6.21]. Other follow-up studies confirm that
this relationship is valid over a range of other device parameters, such as Tox, and in high
temperature up to 413K [6.22-24].
In order to verify this universal relationship between Reff and Eeff at the cryogenic
temperatures and to quantify how much the mobility is enhanced, geff was extracted at a
range of low temperatures, and plotted against Eeff as shown in Figure 6.4. There are sev-
eral interesting observations to be made in Figure 6.4. First, the [Leff vs. Eeff relationship is
valid down to 90K. Second, at low Eeff (< 0.4 MV/cm), eff is enhanced by approxi-
mately 300% at 90K compared to room temperature. Third, the 1J-eff degradation due to
high Eeff is more severe at low temperature. At T=90K, Jeff decreases approximately 500
cm2/V-sec from Eeff - 0.4 MV/cm to Eeff - 1 MV/cm, while at room temperature,
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Figure 6.3: Universal mobility dependence on Eeff [6.21].
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teff decreases about 150 cm2/V-sec for the same range of Eeff. This relationship will be
further explored in Section 6.3.
The enhanced mobility results in increased drain current at cryogenic temperature.
For digital applications, Idsat is an important quantity since it determines the speed of
charging and discharging of capacitors, and thus, the dynamic timing behavior of digital
circuits. Increased Idsat results in faster switching speed, and thus, increases the throughput
[6.25-27]. In order to quantify how much Idsat increases at low temperature due to the
enhanced mobility, measurements were taken at a fixed gate drive (Vgs - Vt), and the mea-
sured Idsat was plotted against temperature in Figure 6.5 for the channel length of 0.3 gIm
and 1 nm. Comparing values at T=90K and T=295K, Idsat increases approximately 80%
for Leff = 0.3 gm and 75% for Lcff = I gm at T=90K. Similar values have been reported in
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Figure 6.5: Improved performance of Idsat at cryogenic temperature.
previous studies [6.28-30].
While Idsat is an important parameter for digital circuit application, gmsat is another
important parameter for analog circuit applications. For a common-source amplifier,
which is used as a fundamental building block in many analog circuits, the output gain is
shown to be proportional to g msatrout [6.31]. Thus, in numerous studies [6.32-35],
gmsat is used as the figure of merit for analog circuit applications. In order to quantify the
gisat improvement at cryogenic temperature, gsat was extracted at a range of tempera-
tures for the channel length of 0.3 Jgm and 1 m, and the result is shown in Figure 6.6. As
one can see, gmsat increases approximately 50% for both channel lengths at a fixed Vds
when it is compared between T=90K and T=295K. Similar values have been reported in
previous low temperature device performance studies [6.32-35].
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Figure 6.6: Improved performance of gmsat at cryogenic temperature.
6.1.2 Subthreshold Slope
Another noticeable advantage of MOSFET low temperature operation is its decreased
subthreshold slope. As the subthreshold decreases, the device can switch on and off at a
much faster rate, thus increasing the throughput of logic systems [6.36]. A decreased sub-
threshold slope also results in reduced leakage current at zero-gate voltage. This has been
shown to be a critical design parameter, particularly for dynamic switching circuits for low
power application [6.37].
The reduced slope directly comes from device physics. The subthreshold slope S is
modeled as
= + Coxs KTi--lnl (6.4)
Cox q
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Lf
= 0. 3 m * S
o* LeffO= 0.3 gm Vds = 2.5 V
d Leff = 1.0 m
__
. . . . . .
in [6.38]. It is clear from Equation 6.4 that S decreases as T is lowered. In order to verify
the theory with experimental data, the drain current was measured and plotted against Vgs
in a log-lin plot in Figure 6.7. For the data shown in Figure 6.7, Vds is biased at 0.1V with
zero substrate bias Vbs. The channel length of the device is 0.45 gm. As can be seen, the
subthreshold slope S linearly decreases from T=295K to T=90K. Similar values have been
reported in previous studies [6.5, 6.8-10].
As briefly mentioned above, low temperature operation also reduces the zero-volt
gate leakage current, which minimizes static power dissipation. Viewed in another way,
short-channel effects are reduced at cryogenic temperatures. In order to verify this, the
same Ids-Vgs plot in log-lin space is shown in Figure 6.8 for a channel length of 0.3 gm.
As can be seen in the Figure, not only does the slope S decrease, but also the leakage cur-
rent at Vgs = OV is significantly reduced at T = 90K compared to T = 295K. This results in
a tremendous amount of power savings for low power application [6.37].
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Figure 6.7: Subthreshold slope comparison as a function of temperature.
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6.1.3 Threshold Voltage (Vt) Characterization
For a wide width and long channel device, the threshold voltage Vt is modeled as in [6.38]
J2qNSs(24B + Vbs)
Vt = VFB + 2RB q + N 0 +CVx
ox
(6.5)
where VFB is a flat-band voltage, given by the work function difference between gate and
the Si bulk, and OB is the bulk Fermi potential, given by
(6.6)N
i
Since both VFB and OB in Equation 6.5 are temperature-dependent, Vt is also temperature
dependent. In the case of n+ polysilicon gate, which is a dominant technology in modem
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CMOS microelectronics, Vt is determined primarily by the temperature dependence of the
band gap Eg and OB [6.39]. Overall, the increase of 4 B at low temperatures, is due to the
reduction of ni in Equation 6.6, which increases Vt at cryogenic temperatures. In order to
verify this increase in Vt at low temperatures, Figure 6.9 shows Ids-Vgs measurements in
the linear regime at different temperatures. As can be seen in the circled region in the Fig-
ure, Vt is approximately 200mV greater at T=90K compared to that at T=295K. This is in
accordance with several previous studies [6.4, 6.7-9]. Figure 6.9 also shows increased
drain current at the low temperatures in the linear regime due to the enhanced mobility as
discussed above.
In Section 6.1.2, it was shown that the leakage current is significantly reduced at
the cryogenic temperature. In other words, the short-channel effect is significantly
reduced. One such a phenomenon is reduced Vt roll-off as shown in Figure 6.10. The
W
threshold voltage Vt , defined by constant current method at Id = 0. I lA , generally
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Figure 6.9: Increased Vt at low temperatures.
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Figure 6.10: Reduced Vt roll-off at low temperatures.
decreases as the channel length decreases. For example, in Figure 6.10 above, Vt
decreases approximately 150mV from a long-channel (Leff > Ilgm) device to a short-
channel (Leff = 0.3gtm) device at room temperature. This is evident from comparing Fig-
ure 6.7 and Figure 6.8. The increased leakage current for a short-channel device results in
reduced Vt, and this phenomenon is called the Vt roll-off.
An interesting observation in Figure 6.10 is that the Vt roll-off is significantly
reduced at T=90K. Because of the reduced leakage current for short-channel devices at
low temperatures, as can be seen in Figure 6.7 and Figure 6.8, the V t reduction as Leff
decreases is not as pronounced at T=90K as it is at T=295K. This reduced Vt roll-off at the
cryogenic temperature yields a significant impact on device and circuit performance mod-
eling. For many circuit simulation device models, such as BSIM3 SPICE model, a large
number of computational iterations is necessary to achieve an accurate fit between the
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measured Vt data and the simulated Vt data. Reduced Vt roll-off results in reduced number
of iterations, thus reducing the simulation time [6.40]. Also, circuit designers often prefer
uniform Vt across the channel length [6.41]. Uniform Vt allows them to design circuits
without getting into too many details of device modeling.
6.1.4 Summary of Enhanced Performance at Low Temperature
Section 6.1.1 through 6.1.3 discuss the performance improvement of MOS device at the
cryogenic temperature down to T=90K. The purpose of these sections was to review some
fundamental device characteristics at low temperatures, and verify that these data are typi-
cal compared with numerous previous studies on improved device performance at low
temperature. These data will be used again in Section 6.5 where the performance vs. reli-
ability trade-off is quantified as a function of temperature.
To summarize, the most notable figure of merit at the cryogenic temperature is
enhanced mobility. The enhanced mobility results in increased current drivability and
transconductance, which are critical design parameters for digital and analog circuits.
Next, the subthreshold slope S was extracted over a range of temperatures. As expected
from fundamental device physics, S decreases at low temperature, allowing the device to
switch much faster. Reduced leakage current for a short-channel device was also
observed. Finally, we discussed that Vt increases at low temperature due to the increased
B. Also, we noticed that the Vt roll-off was reduced at T=90K, allowing improved effi-
ciency in circuit simulation.
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6.2 Hot-Carrier Degradation Behavior at Cryogenic Temperature
Section 6.1 discusses the performance advantages obtained by operating the MOSFET at
low temperatures down to 77K. The most distinct feature at cryogenic temperature is the
enhanced mobility, which yields higher current drive. The higher mobility at low tempera-
ture is a direct result of increased energy of electron due to reduced phonon-scattering.
Unfortunately, the same reason that gives a performance boost at low temperature,
exacerbates hot-carrier degradation at low temperatures. Since electrons are more ener-
getic at cryogenic temperatures, they have a higher probability to overcome the energy
barrier between Si and SiO2 interface, and create interface-traps, and electron-traps in
SiO2. Hence, without proper understanding of hot-carrier reliability at cryogenic tempera-
tures, successful low temperature operation of MOSFET cannot be optimized. Thus, the
remainder of Chapter 6 is devoted to understanding and modeling hot-carrier reliability at
cryogenic temperatures.
Section 6.2 discusses how the room temperature model can be extended to low
temperatures, Section 6.3 discusses the dominant degradation mechanisms at a range of
temperatures down to 77K, and Section 6.4 compares device lifetimes obtained at various
bias conditions at different temperatures. Based on these results, Section 6.5 presents a
trade-off analysis of performance vs. reliability for circuit and system designers at differ-
ent temperatures, and Chapter 6 ends with its summary in Section 6.6.
6.2.1 Extension of Room Temperature Model
Before we begin the study of hot-carrier reliability at cryogenic temperature, the first step
is to verify whether the room temperature model can be extended down to liquid nitrogen
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temperature 77K. The room temperature model derived in Chapter 2 is written again
below for reader's convenience as Equation 6.7:
AId I d sun bn
IdO TWH Id ) stress
AId nRecall that Equation 6.7 is a semi-empirical model where = A t
Ido st. ess
(6.7)
is derived
from measured data. Other quantities, such as Isub and Id in constant A, are derived from
physical understanding of how hot-carriers are generated.
In order to verify whether tn dependence is still valid at the low temperature, accel-
AId
Id o stress time in log-log
space as shown in Figure 6.11. As can be seen, the degradation still follows tn dependence
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Figure 6.11: Degradation time dependence at cryogenic temperature.
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at cryogenic temperature. It is also interesting to observe that the degradation rate n has
similar values to the ones extracted at room temperature. In order to further verify the bias
dependence of degradation and its rate at T=90K, Figure 6.12 plots AIdIdo, n Isub, and
Isub/Id against Vgs for a fixed bias of Vds. One can notice that although the absolute value
of AId/Ido is different at T=90K, the general trend of degradation is quite similar to that at
room temperature. For example, the degradation seems to follow the shape of Isub at
T=90K. Also, the peak n condition is different from the peak AId/IdO condition as it was of
room temperature. As Vgs increases, the normalized quantity Isub/Id decreases. Figure 6.11
and 6.12 suggest that the degradation behavior at liquid nitrogen temperature is quite sim-
ilar to that at room temperature, and hence make it feasible to use the same parameter
extraction procedure to predict the device lifetime at cryogenic temperature.
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Figure 6.12: Bias dependence of degradation and its parameters.
104
T =90K AIdn/dO
W/L = 10/0.3 pm * n
Vds = 4.OV 0 Isub
+ Isubld
0 o
0 0
* 0
& []+ I II
, , | 4W,+
,,. V
6.2.2 Bias Dependence of the Model Parameters
As discussed in Chapter 4 and 5, an accurate extraction of the degradation model parame-
ters is critical for the accurate MOSFET lifetime prediction. Thus, this section will focus
on the parameter extraction procedure, from which we not only extract the model parame-
ters to calculate the device lifetime at cryogenic temperatures, but also gain much better
insight on physical understanding of hot-carrier degradation at low temperatures.
Figure 6.12 shows that the degradation rate n is bias-dependent. Recall also that in
Chapter 3, the degradation rate n was modeled as follows:
Isub
n = .exp(-B.Eox)
Ido
(6.8)
where Eox is given by *s ds. In order to check whether this model is still applicable
T
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Figure 6.13: Model of n at low temperature.
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at low temperature, is plotted against Eox In log-lin space in Figure 6.13. As was the
sub
case at room temperature, Equation 6.8 still holds valid at T = 90K. In other words, the
degradation rate n still has the same dependence on the vertical oxide-field, EoX, and the
peak lateral E-field, Ep. More specifically, we observe that n is proportional to the normal-
ized quantity Isub/Id (which represents Ep), and inversely proportional to Eox with expo-
nential dependence.
Having verified the validity of n model at T = 90K, we are now ready to make the
lifetime correlation plot from which we can extract the parameters m and H. Recall that
they were modeled as a function of Eox at room temperature. Figure 6.14 shows the corre-
sponding lifetime correlation plot at T = 90K. As it can be seen, m and H still have a
strong monotonic dependence on Eox.
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Figure 6.14: m and H's dependence on Eox at cryogenic temperature.
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itIn deriving the degradation model, m was defined as the ratio, -, where qit is the
critical energy required to create the interface-trap. Section 3.3 physically explained why
qit has a dependence on Eox. In order to compare the critical energy, fit, at different tem-
peratures, the lifetime correlation plot is shown in Figure 6.15, which compares the slope
m between room temperature and T = 90K for a fixed Eox = 1MV/cm. As can be seen, m
is greater at low temperature. Similar values are extracted at other Eox's at T = 90K and T
= 300K, and they are shown in Figure 6.16.
Based on Figure 6.15 and 6.16, one might jump to conclusion that it is greater at
low temperatures. In other words, hot-electrons must possess greater amount of energy to
create interface-traps at cryogenic temperatures. However, there is no clear physical
explanation for this phenomenon. The barrier height between Si and SiO2 does not change
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Figure 6.15: Comparison of m at different temperatures.
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significantly as the temperature decreases from T = 300K to T = 90K [6.38-39]. There
may be some other mechanisms that are responsible for the observed phenomenon, but, at
this point, it is not clear whether wit indeed increases as the temperature decreases. A phys-
ical discussion will be carried out in Section 6.4 to further investigate this issue.
Based on Section 6.2, which shows the bias-dependence of n, and the oxide-field
dependence of m and H at T = 90K, it seems feasible that the room temperature model can
be extended down to T = 90K with appropriately extracted parameters. After having
observed AId/Ido's dependence on Isub, and how the rate n varies with Ep and Eox, it is fur-
ther assured that the room temperature model derived in Chapter 2 is still applicable down
to liquid nitrogen temperature with different parameter values.
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6.3 Degradation Mechanism
Once we have verified the applicability of the room temperature model down to T = 90K,
we are now in a position to study the dominant hot-carrier degradation mechanism at low
temperature. The methodology of the degradation mechanism study is to first observe the
degraded I-V characteristics of the MOSFET, and then to form a hypothesis based on the
degraded I-V data. Charge-pump current measurement will further illuminate the degrada-
tion mechanisms, either proving or disproving the hypothesis.
Figure 6.17 and 6.18 show the degraded Id vs. Vd characteristics at T = 300K and
T = 90K, respectively. For both plots, MOSFETs with identical dimensions W/L=10/
0.3ptm were stressed at identical stress conditions, Vds = 4.2V, and Vgs = 2.4V for 30 min-
utes. Vds was chosen such that a sufficient amount of degradation occurs at room tempera-
ture, and yet such that, not an excessive amount of degradation occurs at cryogenic
temperatures. Vgs was determined near the maximum Isub condition for the chosen Vds.
It can be seen that at T = 90K, the drain current degradation is more severe for both
forward and inverted (with drain and source switched) measurement. Also, at both tem-
peratures, the drain current degradation is more severe in the linear regime than in the sat-
uration regime. The current reduction may be attributed to the presence of stress-induced
negative charge either at Si/SiO2 interface or in the SiO2 [6.42]. This negative charge
increases Vt and decreases eff, which together reduces the drain current. Now, the task is
to find out whether it is the fixed negative charge in SiO2 or the negative charge built at
the Si/SiO2 interface that reduces the current.
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Figure 6.17: Degraded I-V characteristics after stressing at T = 300K.
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Figure 6.18: Degraded I-V characteristics after stressing at T = 90K.
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In order to make further observation on the degraded I-V characteristics, Figure
6.19 shows both fresh and degraded Id vs. Vgs in the linear regime where Vds = 0.1V. To
observe the drain current both in the subthreshold and inversion regime, Id is plotted
against Vgs in log-lin and lin-lin space. One can clearly observe from Figure 6.19 that Id in
the subthreshold regime only slightly degrades, whereas it degrades quite noticeably in the
inversion regime. This strongly suggests that the negative charge induced by hot-carrier is
not a fixed charge in SiO2, but rather a Si/SiO 2 interface charge. If it is a fixed charge in
J
SiO2, a parallel shift of I-V curve should occur. In order to further explore this speculation,
the MOSFET was stressed with strong Vbs and Vgs with both Vds and Vgs grounded. For
this bias condition, it is known that the substrate hot-electrons rather than the channel hot-
electrons are injected into SiO2 over the energy barrier, and negative fixed charge
becomes trapped in SiO2. The experimental setup is shown in Figure 6.20.
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Figure 6.19: Fresh and Degraded Id vs Vgs at T = 90K.
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Figure 6.20: Experimental setup for the substrate hot-electron injection.
After the MOSFET was stressed with Vgs =3V and Vbs = -10OV for 30 minutes, I-V
degradation was observed as shown i Figure 6.21. For this substrate hot-electron injec-
tion, it has been reported that fixed electron-trap is a dominant degradation mechanism
[6.43]. As one can see, for the fixed electron-trap in SiO 2, a parallel shift of I-V character-
istics occurs. This is logically sound because the fixed charge should not vary as we
change the bias conditions. However, for the channel hot-electron injection shown in Fig-
ure 6.19, the drain current degrades significantly in the inversion regime, but does not
degrade as noticeably in the subthreshold regime. This can be attributed to the interface-
trap because the interface-trap is charged negatively only when it is filled with electrons.
In the subthreshold regime, the interface-trap is empty, whereas in the inversion regime, it
gets filled with electrons, hence showing the degraded I-V characteristics as in Figure
6.19. Based on this argument, interface-trapping seems to be the dominant degradation
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Figure 6.21: Degraded I-V characteristics after substrate hot-electron injection.
Tox = 20nm, W=L=100l m, [6.43].
mechanism at cryogenic temperatures.
The presence of interface-traps at the drain end is further supported in Figure 6.22,
in which Id is plotted against Vds in log-lin space for two different Vgs's - one below the
threshold, and the other above the threshold. Even though the interface-states are created
during the stress, they are empty when measured below the threshold, hence showing little
degradation for both forward and inverse mode. However, when the device is measured
above the threshold, we observe a markedly different characteristics. For the forward
mode, the drain current decreases significantly in the linear regime and gradually
approaches its original value in the saturation regime. This is because the interface-traps
that are created during the stress are mostly filled with electrons in the linear regime but
mostly empty in the saturation regime. For the inverse mode where the drain and source
are interchanged, however, we observe that the drain current saturates at a value well
below its original value. This is because the created interface-traps at the source end
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Figure 6.22: Degraded Id vs Vds for above and below threshold.
become mostly filled regardless of Vds bias conditions as long as the device is in inver-
sion.
In order to verify the hypothesis of interface-trap generation, charge-pump current
was measured after the devices were stressed at cryogenic temperature. Recall from Chap-
ter 1 that as interface-traps are generated, the charge-pump current increases because the
number of captured electrons at the interface increases. Figures 6.23 to 6.25 show how the
Icp curve changes after the device was stressed at low temperature. In Figure 6.23, Icp is
plotted against Vbase after the device was stressed near the maximum Isub condition. The
upper curve shows Ip after the device was stressed, the lower curve shows the original Icp
results, and the middle curve shows how much Icp has increased by subtracting the lower
curve from the upper curve.
As one can observe, Icp has increased by a substantial amount, indicating a signifi-
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cant increase in the number of interface-traps after the device was stressed. The fact that
the left edge of the curve in Figure 6.23 shifted to the left may suggest a possible positive-
charge (hole) traps in the oxide, but it is evident that AIcp, which is directly proportional to
the increase of interface-traps, clearly dominates the overall degradation mechanism.
Figures 6.24 and 6.25 show similar Icp characteristics after the devices were
stressed at different bias conditions - low Vgs (Vgs - Vt) and high Vgs (Vgs = Vds). For
both conditions, Ip significantly increases even though the edge of the curve shifts a bit
more at low Vgs condition. Figure 6.23 through 6.25 verify our hypothesis of interface-
trap generation at cryogenic temperature, which was initially based on the interpretation of
I-V characteristics of MOSFETs.
In order to compare the degraded Icp behavior of low temperature to that of room
temperature, AIcp is plotted against stress time in Figures 6.26 and 6.27. In Figure 6.26,
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Figure 6.26: Bias-dependence of degradation rate at T = 90K.
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AIcp at Vbase = OV in Figures 6.23 through 6.25 is plotted against stress time. The degrada-
tion rate n extracted from AIcp clearly has a bias-dependence as Equation 6.8 predicts. Fig-
ure 6.27 shows a similar plot after the room temperature stressing. Even though the
absolute value of degradation rate is different, the trend is the same - i.e., n increases,
reaches its maximum, and decreases as Vgs increases. This is consistent with Equation 6.8
since this model was shown to be valid at both room and cryogenic temperatures with
appropriately extracted Isub/Id and B.
Figures 6.26 and 6.27 together verify that the interface-trap is the dominant degra-
dation mechanism at both room and cryogenic temperatures, and the rate of interface-trap
generation can be modeled witil number of hot-electrons generated (Isub/Id) and injected
into Si/SiO2 interface (Eox). From this, it can be concluded that we should focus the device
design on improving the quality of Si/SiO2 interface in order to minimize the hot-electron
4 IU
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Figure 6.27: Bias-dependence of degradation rate at T = 300K.
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degradation at both room and cryogenic temperatures.
6.4 Hot-Electron Device Lifetime at Cryogenic Temperatures
We have verified the validity of the room temperature model extension down to liquid
nitrogen temperature, and have also found that the interface-trap is the dominant degrada-
tion mechanism. Now, we are ready to proceed to evaluate hot-carrier reliability at cryo-
genic temperature - i.e., whether the reliability improves or worsens at low temperatures.
In order to evaluate the reliability, we will study how the device lifetime changes as we
move the device operation temperature from T=300K to T=90K.
For digital circuit designers, an important device performance metric is the drain
current, Id . The higher the current, the faster the device can switch. For analog circuit
designers, an important parameter is the transconductance gm. Typically, gain of an ampli-
fier is directly proportional to gm. Thus, these two jFrameters' degradation, AId/Ido and
Agm/gm, will be used as lifetime criteria to calculate the device lifetime over a wide range
of temperatures.
6.4.1 Lifetime Based on Device Degradation Parameters
First, we use the lifetime criterion of AId/Ido = 10% to calculate the device lifetime. This
definition has been typically used in numerous studies that investigated the impact of hot-
electron degradation on digital circuits [6.44-46]. Figure 6.28 shows a lifetime correlation
plot with this lifetime definition over a wide range of temperatures. The devices used were
10/0.3 jim. Since it is known that the device lifetime is a function of Eox from Chapter 3,
Eox was fixed at 1MV/cm for all the stressings performed for Figure 6.28. As one can.
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Figure 6.28: Device lifetime comparison between different tem-
peratures with the lifetime criterion of AId/Ido = 10%.
clearly see, the device lifetime is shortened at low temperatures for the same Isub/Id. Recall
that Isub/Id represents a normalized peak lateral E-field in the channel, Ep. In other words,
for the same strength of Ep, the device degradation in terms of AId/Ido is more severe as
the temperature is lowered from T=300K to T=90K. Figure 6.28 is also consistent with
Figure 6.15, which showed that the extracted slope m is greater at lower temperature.
In order to further verify the lifetime correlation between temperatures, we use a
different lifetime definition, Agm/gmo = 20%, and its lifetime correlation plot is shown in
Figure 6.29. As discussed above, Aggmo is an important parameter for analog circuit
designers, and hence, important to monitor this quantity for analog circuits, such as differ-
ential amplifiers and current mirrors, etc.
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Figure 6.29: Device lifetime comparison between different tempera-
tures with the lifetime criterion of Agmgm0 = 20%.
As can be clearly seen, a very similar lifetime correlation is shown in Figure 6.29
when Agm/gmo is used in place of AId/Ido. Not only are the lifetimes reduced at lower tem-
peratures for both cases, but the values of the extracted slope m are very similar to each
4it
other. In order to show the comparison of m (= it ) between different temperatures based
on different lifetime criteria, Figure 6.30 shows the extracted it values as a function of
temperature for a fixed Eox = MV/cm. As can be seen, Oit monotonically increases as the
temperature decreases for both cases of extraction - one based on AId/Ido, and the other
Agm/go0.
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Figure 6.30: Extracted kits over a range of temperatures.
6.4.2 Lifetime Based on Physical Damage
Recall that m = /t where )it is the critical energy for interface-trap generation and Oi is
the impact ionization energy. Since Oi is a constant independent of temperature [6.38], it
must be the case that it increases as the temperature is lowered. However, there is no
physical theory that would support this phenomenon. In Chapter 3, we identified three
components that constitute (it: boond, B, and ic, where (bond is the energy to break the
Si-H bond at the Si/SiO 2 interface, OB is the barrier height between Si and SiO2, and qic is
the amount of band bending. None of these quantities should be dependent upon tempera-
ture [6.15, 6.38, 6.47].
The question, then, is why the extracted slope m is steeper at lower temperature as
shown in Figures 6.28 and 6.29. Before we answer this question, we first need to experi-
mentally verify that Oit is indeed constant over the temperature range as some physical the-
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ories suggest [6.15, 6.38, 6.47]. Ir order to verify this, we have stressed the MOSFETs
over the range of temperatures, and have monitored AIcp, the increase of charge pumping
current. Recall from Section 6.3 that we have discovered that the interface-trap is the dom-
inant degradation mechanism over the temperature range of interest, and thus, AIcp is a
very useful quantity that can give a direct measurement of physical damage.
Figure 6.31 shows the lifetime correlation plot, using AIcp = 500pA as the lifetime
criterion. This definition was chosen because AIcp= 500pA corresponds to approximately
AId/Ido = 10% at room temperature. The device dimension of W/L = 10/0.3 pm was used
for all the stressings. We find a remarkable result in Figure 6.31. When AIcp is used as the
degradation monitor, the device lifetime is not a function of temperature any more. Fur-
thermore, the extracted slope m, and thus, 4 it is constant from T=300K to T=90K. Assum-
J.o10 °
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Figure 6.31: it extraction using AIcp as degradation monitor.
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ing i=l.leV [6.38], we extract Oit=3 .1eV. This is the value that we extracted at T=300K,
using device degradation monitors, AId/IdO and Ag/gm0, as shown in Figure 6.30.
This result suggests that the amount of physical damage, i.e. the increase in the
number of interface-traps, is constant for the same normalized E-field, IsubI d, from room
temperature down to liquid nitrogen temperature. Also, Fit, the critical energy for generat-
ing interface-traps, is constant over the temperature range of interest- Its value is surpris-
ingly consistent with the early Berkeley model, which made numerous simplifications
[6.48].
From the results of Figures 6.28 through 6.31, we conclude that the amount of
physical hot-carrier damage is the same for the same Ep, but its manifestation in terms of
device performance metrics, such as AId/Ido and Ag/gm0, are different at different tem-
peratures. More specifically, for the same amount of interface-traps created, its impact on
device performance metrics, such as AId/Ido and AgJgm 0, is greater at cryogenic tempera-
ture. Thus, extracting it based on the device degradation parameters, AId/Ido and Agr/
gm0, can mislead to conclusion as shown in Figure 6.30 that it increases at lower temper-
atures, whereas it actually stays constant as shown in Figure 6.31. This result is also con-
sistent with the conclusion that can be drawn by putting previous works together [6.15,
6.38, 6.47].
6.4.3 Physical Explanation of Lifetime Behavior
Having observed that the amount of physical hot-carrier damage is the same at the same
Ep, but its manifestation is greater at lower temperature, we attempt to develop a physical
explanation for this observed phenomenon in this section. When interface-traps are cre-
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ated and filled with electrons after the hot-carrier stressing, negative charges at Si/SiO2
interface are built up. There are two direct mechanisms that reduce the drain current, Id, as
a result of built-up negative charges at the interface. First, the threshold voltage increases,
and thus, Id decreases at the same gate and drain bias. Second, the mobility of channel
electrons decreases due to increased scattering. Since Id is directly proportional to channel
electron mobility, it decreases when mobility decreases.
We observe from Figures 6.28 through 6.31 that Id decreases more even for the
same amount of physical damage at lower temperatures, and thus, we closely inspect both
Vt and gt at low temperatures. Compared to room temperature, Vt seems to increase a bit
more at lower temperatures, but its differential increment is not sufficient to explain the
significantly higher AId/Ido at lower temperature. Thus, we speculate that mobility degra-
dation is more severe at lower temperatures. In order to verify this hypothesis, we have
extracted effective mobility, teff, from fresh and degraded devices at both T=300K and
T=90K, and the result is shown in Figure 6.32. As can be observed, mobility degradation
is significantly more severe at cryogenic temperature, hence, proving our hypothesis.
According to a previous study, mobility degradation due to interface-traps can be
modeled as follows [6.49]:
ef 1+KN0 (6.9)
Reff I + K .Nit
where g0t is the inversion-layer mobility with no degradation, K is the interface-trap scat-
tering coefficient, and Nit is the number of interface-traps generated per unit area, cm2 .
The parameter K models how much the mobility degrades due to increased scattering
caused by interface-traps.
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Figure 6.32: Mobility degradation after hot-carrier stressing at room and
cryogenic temperature.
In order to extract the parameter K, we utilize the relationship between AId/Ido and
AIcp. Under the interface-trap generation, the drain current reduction can be modeled as
follows [6.50]:
ID (L-K -) it (6.10)
DO e
where 1 is the length of degraded region near the drain end in the channel.
The increase in Ip due to interface-traps can be modeled as in [6.51]:
AIcp = q. f. Weff . Nit (6.11)
where f is the signal frequency, and 1 is the length of the degraded region in the channel.
By solving Equation 6.11 for Nit and substituting it into Equation 6.10, we derive the fol-
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lowing relationship between AId/Ido and AIcp:
Lef - =K*( AD ) AIcp (6.12)
Equation 6.12 states that we can extract the parameter K from the slope by plotting
AID
Leff D against AIcp. Recall, however, that eff is a function of Eeff as shown in Figure
6.32. Hence, K is also a function of Eeff. Tbhis result is also consistent with the work in
AID
[6.50]. Figure 6.33 shows the correlation plot between Leff D and AIcp for a fixed Eff
= 0.5 MV/cm. We observe that the slope, and thus, K increases as the temperature is low-
ered. In other words, the sensitivity of mobility degradation to interface-traps becomes
greater as the temperature is lowered.
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Figure 6.33: Extraction of the
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parameter K over the range of temperatures.
126
"TA
Table 6.1 shows the list of K values as a function of temperature for the fixed Eeff
= 0.5 MV/cm. The increased K value accounts for larger mobility degradation at cryo-
genic temperature as Equation 6.9 implies. To recapitulate, even though the amount of
physical hot-carrier damage (interface-trap) is the same for the same strength of Epeak, its
manifestation in terms of device degradation, such as AId/Ido and Aggm 0, is greater at
low temperatures because the mobility degradation is greater at such temperatures.
Greater mobility degradation is a direct consequence of greater sensitivity parameter K.
In order to show that this is a universal phenomenon over a wide range of measure-
ment conditions, K was extracted, using the AId/Ido and AIcp relationship, at multiple Eeff
values over the temperature range of interest, and the result is shown in Figure 6.34. As
can be seen, K is a strong function of Eeff and temperature.
Table 6.1: Extraction of the K parameter as a function of
temperature. Eeff = 0.5MV/cm.
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Temperature (K) K (1 x 10-12 cm2)
90 7.77
150 6.50
225 4.07
300 2.91
1.4e-11
1.2e-1 
1.0e-11 -
cm
E 8.0e-12-
6.0e-12 -
4.0e-12 -
2.0e-12 -
0.0 0.2 0.4 0.6 0.8 1.0
Eeff (x106 MV/cm)
Figure 6.34: Extraction of K over a wide range of measurement conditions,
Eeff, for different temperatures.
Having observed that the device degradation is greater due to greater mobility deg-
radation at cryogenic temperature, the fundamental question to ask is why the mobility
degradation is enhanced at low temperature even for the same amount of interface-traps
generated. More specifically, the question can be stated as why the sensitivity parameter K
increases at low temperature.
Recall that K is an interface-trap scattering coefficient. In other words, K relates
how much mobility degrades due to increased scattering as the interface-traps are gener-
ated. There are several scattering mechanisms, such as phonon, coulomb, and surface
roughness scattering. Phonon scattering is not dependent upon interface-traps generated
[6.51]. However, coulomb and surface roughness scattering are directly influenced by the
generated interface-traps [6.52]. This implies that the increased K is a result of increased
coulomb and surface roughness scattering at cryogenic temperature. This implication is
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consistent with previous studies that have reported greater influence of these scattering
mechanisms on overall inversion layer electron mobility at low temperatures [6.53-6.54].
At cryogenic temperature, the charged scattering center is believed to be located at
Si/SiO2 interface. Since the coulomb scattering is primarily due to the interface charge
rather than impurity ions in silicon, the increased interface-traps reduce the inversion layer
mobility due to the increased coulomb scattering. Surface roughness scattering is a result
of fluctuating potential caused by the imperfect interface. This mechanism is strongly pro-
cess dependent, and hence, is independent of temperature [6.52]. As a result, surface
roughness scattering becomes essential at low temperature where phonon scattering is sig-
nificantly reduced.
To summarize why mobility degradation is enhanced for the same amount of inter-
face-traps generated as the temperature is lowered, we believe that other scattering mecha-
nisms, such as coulomb and surface roughness scattering, exert greater influence on
overall inversion layer electron mobility at low temperatures. It is well known that at room
temperature, t is mainly determined by phonon scattering, and hence, the role of coulomb
and surface roughness scattering can be disregarded for the purpose of extracting geff for
device modeling [6.53]. However, as the temperature is lowered, phonon scattering signif-
icantly decreases, and hence, other mechanisms play essential roles in determining the
overall teff [6.52, 6.54]. It is for this reason, we believe, that the mobility degradation, and
thus, the drain current degradation becomes greater at low temperature for the same
amount of physical damage - interface-traps - created.
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6.5 Performance vs. Reliability Trade-off
We have investigated the major hot-carrier reliability issues at low temperature - applica-
bility of room temperature model to cryogenic temperature, the dominant degradation
mechanism, and the greater manifestation of the physical damage in terms of device per-
formance parameters, such as AIdo and Agm/gm0. Having understood that, we are now in
a position to develop a trade-off plot between performance and reliability as the MOS-
FETs get cooled from room temperature down to liquid nitrogen temperature. In other
words, we want to develop a quantitative metric of how much performance gets improved
vs. how much reliability gets sacrificed as the temperature is reduced.
There are several standards to gauge device performance and reliability, and hence,
the first step is to define a figure of merit that would serve as direct monitor for perfor-
mance and reliability. The approach taken in this chapter is to define performance and reli-
ability metrics from a circuit designer's perspective. As explained in Section 6.1, Id is an
important quantity for digital circuit designer, whereas gm is an important one for analog
circuit designer. Thus, Id and gm will be used as performance metrics. For reliability,
device lifetime is of primary concern for designers. An analog designer is interested in
how long the device would last, meeting the gm specification. Similarly, a digital designer
needs to know how long the device would last, meeting the Id specification. Both design-
ers need such information as the device gets cooled down to low temperature for a fixed
supply voltage. As an example, for cryogenic circuit application, a digital designer would
want to know how much Id increases and how long the MOSFET would last with less than
10% Id degradation, for a channel length of 0.3 nm operating at 3V, as the temperature is
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lowered from room temperature to liquid nitrogen temperature. A similar definition can be
applied to analog design space as well. There is an interesting point that should be noticed
in this definition. Recall from Section 6.4 that the amount ofphysical damage is the same
for the same Ep even as the device's temperature is lowered to 90K. However, from a cir-
cuit designer's perspective, the physical damage ANit and Ep are not interesting figures of
merit. What is important to the circuit designer is how much the device performance
parameters, Id and g,n change at a fixed power supply voltage as the temperature is low-
ered. Hence, we adopt to use the manifestation of the physical hot-carrier damage, i.e.,
AId/Ido and Agm , as the lifetime criteria rather than ANit.
For performance metrics, Id and gm were characterized in Section 6.1 as a function
of temperature and channel length. Figures 6.5 and 6.6 show such a characterization. For
reliability metrics, device lifetime based on AId/Ido and Ag/gmO can be used. Measuring
exact device lifetime at typical operational voltage is almost an impossible task. For exam-
ple, it would take a long period of time to stress the 0.3 gm device at 3V and observe 10%
drain current reduction. Hence, the devices have traditionally been stressed at much higher
voltages, the device lifetimes have been extracted at such higher voltages, and the device
lifetime at operational voltage has been extrapolated from the lifetimes extracted at such
higher voltages. Although this extrapolation approach seems to be feasible and might be
the only viable methodology for any generic reliability testing, there is an inherent risk of
introducing error by such huge extrapolation. This is especially true in hot-carrier testing
because the device lifetime is an exponential function of stressing voltage.
Thus, for the performance vs. reliability trade-off analysis in this chapter, we have
decided to stress the device at the lowest possible stress voltage. In other words, the stress
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voltage was chosen such that a noticeable amount of degradation was visible after one day
of stressing, and the lifetime is extracted from the stressed data without extrapolating
down to the operational voltage. Hence, the lifetime obtained from the stressed data may
not accurately represent the lifetime at operational voltage, but, for the trade-off analysis,
it should give a good understanding of how performance vs. reliability trade-off is guided.
Since we have characterized the figures of merit, Id and gm, for the performance
analysis in Section 6.1, we now extract the device lifetime at the lowest possible stress
voltage. Figure 6.35 shows an example. An NMOS device with 10/0.3 gm dimension was
stressed for 3x104 seconds. Vds chosen was 3.5V to ensure that a clearly noticeable
amount of degradation was visible at room temperature. The same Vds was applied to the
NMOS devices at different temperatures as shown in Figure 6.35, and the degradation,
Ald/Ido, was measured. For each temperature, VgS was chosen to be a peak Isub condition.
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Figure 6.35: Lifetime extracted based on AId/Ido = 10% at different temperatures.
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Defining the lifetime criterion as AId/Ido=10%, we observe that the lifetime is shortened at
cryogenic temperature. Recall, however, that this is the lifetime extracted when stressed at
Vds = 3.5V. A typical operational voltage for 0.3 Am technology is 3V. A similar plot is
shown in Figure 6.36 when Agm/gmo=20% is used as the lifetime criterion. Recall that gm
is an important parameter for analog designers. We observe a very similar dependence of
the device lifetime on temperature in Figure 6.36.
In order to quantify how the device lifetime changes as a function of temperature,
we plot the normalized device lifetime against temperature in Figure 6.37. As one can see
in the figure, the lifetime obtained at room temperature is defined as 1. Figure 6.37 reveals
that, when the lifetime is defined in terms of device performance parameters, AId/Ido and
Ag 1/gm0, rather than the physical damage ANit, the device lifetime is an exponential func-
tion of temperature. In other words, the lifetime gets exponentially shorter as the tempera-
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Figure 6.36: Lifetime extracted based on Agm/gmo=20% at different temperatures.
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Figure 6.37: Exponential dependence of the device lifetime on temperature.
ture is lowered from T=300K to T=90K. This is a very important finding since it implies
that hot-carrier reliability can be a bottleneck for the low temperature operation of MOS-
FETs.
There are two reasons that account for the reduced lifetime at cryogenic tempera-
tures for the same fixed supply voltage. First, experimental measurement shows that the
IsubId ratio, thus Ep, is greater at low temperatures even for the same supply voltage. This
is due to increased Isub because of the increased electron mean-free path. Hence, we can
deduce that the amount of physical damage, ANit, is also greater at low temperature even
for the same stressing condition. Second, as explained in detail in Section 6.5, even for the
same amount of physical damage, the device degradations, AId/Ido and Agn/gm0, are
greater at low temperatures. These two mechanisms collectively account for the signifi-
134
W/L = 10/0.3 gum
Vds = 3.5V
o
o
* Extracted from AId/Ido = 10%
o Extracted from Agr/gmo = 20%
! I I I I
.
cantly reduced device lifetime at cryogenic temperatures. Recall that this result is based on
the stressing condition Vds = 3.5V for the channel length of 0.3 gm device. At the opera-
tional voltage 3V, the actual lifetime values would be different, but we expect the same
trend in terms of temperature dependence of the device lifetime.
In order to quantify performance vs. reliability trade-off, Figure 6.38 plots normal-
ized performance against normalized reliability, using Figure 6.5 and Figure 6.37. The plot
is shown for different temperatures for the channel length of 0.3 rgm. Again, Id at T=300K
was used as value 1 to normalize the performance as a function of temperature. One inter-
esting point to observe from Figure 6.38 is that although the lifetime extracted from Ag/
gmo gets reduced as rapidly as that extracted from AId/Ido as the temperature is lowered,
the performance improvement is not as significant. This suggests that for analog circuits,
the low temperature operation may marginally boost the performance, but the device life-
time gets reduced significantly. Even though the overall circuit lifetime at cryogenic temp-
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Figure 6.38: Performance vs. Reliability trade-off at different temperatures.
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erature is entirely a different study, the analog designer should keep in mind that each
device's lifetime in analog circuits can get reduced by a significant amount.
In order to observe how this trend changes at different channel lengths, this analy-
sis has been repeated for a range of device channel lengths from 0.3 gtm to 1 m, and the
result is shown in Figure 6.39. For Figure 6.39, AId/Id=10O% is used as the lifetime crite-
rion. One can observe that the lifetime suffers more at low temperatures as the channel
length is reduced. This suggests that the low temperature operation of short-channel
devices requires careful attention to the device lifetime similar plot for different chan-
nel lengths at different temperatures is shown with Agm/gmo=2 0% definition in Figure
6.40. The trend of reduced reliability for short-channel devices is even more visible in this
plot. As the channel length is reduced, the normalized performance does not improve,
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Figure 6.39: Performance vs. Reliability trade-off with Id as
parameter as a function of channel length and temperature.
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Figure 6.40: Performance vs. Reliability trade-off with gm as parameter
as function of channel length and temperature.
whereas the normalized lifetime suffers much more significantly at low temperatures.
The trade-off plots from Figure 6.38 to Figure 6.40 show that the low temperature
operation of MOSFETs requires careful attention to hot-carrier reliability. Even though the
device performance boost is observed, the device lifetime is significantly reduced at cryo-
genic temperatures from the circuit designers' perspective. It is also interesting to notice
that the performance is linearly dependent on temperature with negative correlation,
whereas the lifetime is exponentially dependent on temperature with positive correlation.
The reduced reliability is even more visible for short-channel devices for both digital and
analog circuit applications.
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6.6 Summary of Temperature Dependence
In this chapter, we have studied temperature dependence of device performance and hot-
carrier reliability from room temperature down to liquid nitrogen temperature. First, we
have characterized the improved device characteristics, such as enhanced mobility and
steeper subthreshold slope, at low temperatures. In terms of device performance parame-
ters, this translates to higher current drive, Id, and higher transconductance, gm, which are
important parameters of interest for circuit designers.
For hot-carrier reliability, we have experimentally verified the applicability of the
room temperature model at cryogenic temperatures with appropriately extracted model
parameters. This verification is further supported by studying the dominant degradation
mechanism at low temperatures. Over the range of temperatures from T=300K down to
T=90K, we find that interface-trap generation is the dominant degradation mechanism as
is the case in room temperature. Since the room temperature model calculates hot-carrier
degradation based on ANit mechanism, it is not surprising that this model can be extended
down to liquid nitrogen temperature where ANit is still the dominant mechanism.
An interesting observation that we made for low temperature reliability is that the
amount of physical damage, i.e., increase in the number of interface-traps, is the same as
in room temperature for the same Isub/Id ratio. This suggests that the physical damage is
not exacerbated at cryogenic temperatures for the same strength of E-field. However, we
do observe much greater degradation, even for the same Isub/Id ratio, in terms of device
performance parameters, such as AId/Ido and AgJgm o. This is due to enhanced mobility
degradation at low temperature after hot-carrier stressing. The enhanced mobility degrada-
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tion is attributed to different scattering mechanisms, such as coulomb and surface rough-
ness scattering, having greater influence on the overall inversion layer electron mobility.
After having understood hot-carrier reliability issues at low temperature, we car-
ried out a trade-off analysis of performance vs. reliability as a function of temperature and
device channel length. The metrics chosen for performance are Id and gm, and the metrics
for reliability are defined to be the device lifetime at the same power supply voltage, given
the lifetime criteria of AId/Ido and Agm/gm0 . The trade-off plot shows that the device life-
time, when defined in terms of Ad/Id and Agm/gm0, suffers at low temperature. The short-
ened lifetime is attributed to increased Isulb'd ratio even for the same power supply
voltage, and greater manifestation of hot-carrier damage at cryogenic temperature. Per-
formance parameters, such as, Id and gm, however, improve at low temperatures as
reported from numerous previous studies. The trade-off analysis gives a good guideline to
circuit designers in terms of their anticipation of performance improvement and reliability
sacrifice as the circuits are designed for low temperature applications.
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Chapter 7
Conclusion
7.1 Summary of Research
This dissertation has investigated major issues of hot-carrier reliability of MOSFETs.
Starting with some background theories, it has investigated the existing room temperature
model of NMOS hot-carrier degradation. The first major issue that was discussed was the
degradation model parameter extraction. Chapter 2 discussed the procedure of the model
parameter extraction; how they can be accurately extracted, and what the physical mean-
ing of each parameter is.
Chapter 3 continued to characterize the model parameters, and discovered the uni-
versal dependence of the time-acceleration factor n and the voltage-acceleration factor m
on the oxide field. It was also shown that these parameters are not constant, but a strong
function of bias conditions of the MOSFET, such as Vds and Vgs. The implication of bias-
dependent parameters necessitates revisiting the traditional device-lifetime prediction pro-
cedure. Chapter 4 discussed how erroneous the traditional lifetime prediction method can
be by not carefully taking into account the time-varying degradation model parameters.
Based on close inspection of the degradation behavior, however, a new algorithm, which
identifies the dominant degradation component at the future time point of interest, is pre-
sented in Chapter 5. This algorithm is shown to be much more accurate and efficient in
terms of simulation time.
Chapter 6 discussed hot-carrier reliability at cryogenic temperatures. First, the
motivation for low temperature operation of the MOSFET was discussed by showing the
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improved device performance characteristics. In order to fully maximize the performance
benefits at low temperature, however, the hot-carrier reliability issue must be clearly
addressed at low temperature. It was found that even though the physical hot-carrier dam-
age is not exacerbated, its manifestation in terms of device performance parameters, Id and
gm, is shown to degrade significantly more at cryogenic temperature. This raises a concern
for circuit designers whose primary interest in the device is its performance parameters,
such as Id and gm, rather than the physical damage. Having formulated that, a trade-off
analysis was carried out between device performance and reliability as a function of tem-
perature and device channel length. The trade-off analysis shows that both device engi-
neers and circuit designers need to be aware of the risk of the low temperature operation of
MOSFETs since hot-carrier reliability can serve as a design bottleneck due to the reduced
device lifetime at cryogenic temperature.
7.2 Future Research
This dissertation focused on hot-carrier reliability issues at the device level, i.e., how the
device lifetime can be accurately predicted, and how it changes as we decrease the opera-
tion temperature. In the Microsystems Technology Laboratories (MTL) at MIT, circuit-
level hot-carrier reliability studies have been also carried out [7.1-3]. These studies have
focused on identifying important issues affecting hot-carrier reliability in both digital and
analog sub-circuits, such as ring oscillator, adder, differential amplifier, and current mirror
circuits. There are also some previous theses elsewhere, whose primary research was at
the circuit level [7.4-5].
In the work presented here, however, we have not examined the results or implica-
148
tions at the system level, which encompasses a range of end products that are actually
being used by consumers. For example, we still need deeper understanding of how micro-
processor performance degrades over time due to hot-carrier degradation. As another
example of digital circuit, memory circuits, such as DRAM, SRAM, and CAM, need to be
analyzed in terms of how their performance, such as their access time, degrades over time
due to hot-carrier degradation. In the analog domain, the variety of circuits is even greater.
Operational amplifiers, frequency synthesizers, and AID converters are prominent ones to
name a few. More research needs to be carried out to understand how hot-carrier reliability
affects these systems' performance. This dissertation and others have formed a good foun-
dation for understanding hot-carrier reliability at the device and circuit level. Future
research in this field would need to focus on higher-level systems to go beyond academic
impact.
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